

Copyright

by

Jongho Lee

2014

**The Dissertation Committee for Jongho Lee Certifies that this is the approved  
version of the following dissertation:**

**Graphene Field Effect Transistors for High Performance Flexible  
Nanoelectronics**

**Committee:**

---

Deji Akinwande, Supervisor

---

Ray Chen

---

Ananth Dodabalapur

---

Emanuel Tutuc

---

Li Shi

**Graphene Field Effect Transistors for High Performance Flexible  
Nanoelectronics**

**by**

**Jongho Lee, B.E.; M.E.**

**Dissertation**

Presented to the Faculty of the Graduate School of  
The University of Texas at Austin  
in Partial Fulfillment  
of the Requirements  
for the Degree of

**Doctor of Philosophy**

**The University of Texas at Austin**

**May 2014**

## **Dedication**

This dissertation is dedicated to my parents for providing endless love and support, and to my wife and daughter.

## **Acknowledgements**

I am grateful to all the people who supported me during my Ph.D. program. Firstly, I would like to express my special thanks to my advisor, Prof. Deji Akinwande. It was a great experience for me to have been one of his students at the University of Texas at Austin. As the academic advisor, he has given me helpful suggestions and a great guidance during my graduate study. Also I would like to thank my committee members, Dr. Ray Chen, Dr. Ananth Dodabalapur, Dr. Emanuel Tutuc, and Dr. Li Shi for their invaluable suggestions on my work.

I appreciate all the support from my colleagues. Dr. Li Tao has contributed enormously to my Ph.D. work. As a co-worker, he provided a lot of helpful suggestions while developing the process technologies. I would also express my thanks to our group members: Sk. Fahad Chowdhury, Hsiao-Yu Chang, Milo Holt, Kristen Parrish, Avinash Nayak, Maruthi Yogeesh, Nassibe Somayyeh Rahimi, and Saungeun Park.

I am grateful to Dr. Yufeng Hao and Dr. Huifeng Li in Prof. Rodney Ruoff's research lab for providing me high quality graphene films for device fabrication. I would also like to thank Dr. Wi Hyoung Lee, Dr. Ji Won Suk, and Dr. Jin-Young Kim for sharing their expertise on material science and practical knowledge on novel materials.

Additionally, the collaboration with Dr. Tae-Jun Ha in Prof. Ananth Dodabalapur's research group was unforgettable. I really appreciate his interest and feedback on my work.

I am also grateful to Jo Ann Smith. Her kind help and timely practical supports on my academic works helped me to make it successfully through my graduate study as a graduate research assistant.

I want to express my thanks to my Korean friends. Dr. Junyoung Park and Dr. Jaehong Min have been my best friends and helped me a lot from the beginning of my days at the UT Austin. I really appreciate their heartwarming friendship.

Finally, special thanks should go to my lovely family for their supports and unconditional love. Especially, Dr. Mikyung Shin, my wife, has encouraged and supported me with her endless love and helped me successfully complete my study. Also thanks to my parents, and my adorable daughter, Bomi. Thank you.

# **Graphene Field Effect Transistors for High Performance Flexible Nanoelectronics**

Jongho Lee, Ph.D.

The University of Texas at Austin, 2014

Supervisor: Deji Akinwande

Abstract: Despite the widespread interest in graphene electronics over the last decade, high-performance graphene field-effect transistors (GFETs) on flexible substrates have been rarely achieved, even though this atomic sheet is widely understood to have greater prospects for flexible electronic systems. In this work, we investigate the realization of high-performance graphene field effect transistors implemented on flexible plastic substrates. The optimum device structure for high-mobility and high-bendability is suggested with experimental comparison among diverse structures including top-gate GFETs (TG-GFETs), single/multi-finger embedded-gate GFETs with high-k dielectrics (EG-highk/GFETs), and embedded-gate GFETs with hexagonal boron nitride (h-BN) dielectrics. Flexible graphene transistors with high-k dielectric afforded intrinsic gain, maximum carrier mobility of  $8,000 \text{ cm}^2/\text{V}\cdot\text{s}$ , and importantly 32 GHz cut-off frequency. Mechanical studies reveal robust transistor performance under repeated bending down to 0.7 mm bending radius whose tensile strain corresponds to 8.6%. Passivation techniques, with robust mechanical and chemical protection in order to operate under harsh environments, for embedded-gate structures are also covered. The integration of

functional coatings such as highly hydrophobic fluoropolymers combined with the self-passivation properties of the polyimide substrate provides water-resistant protection without compromising flexibility, which is an important advancement for the realization of future robust flexible systems based on graphene.



## Table of Contents

List of Table.....	xi
List of Figures.....	xii
Chapter 1: Introduction.....	1
Graphene Field-Effect Transistor.....	1
Flexible Electronics.....	2
Thesis Outline.....	3
Chapter 2: Preparation of Electronic-Grade Flexible Substrates.....	4
Requirements for Flexible Substrates.....	4
Commercially Available Flexible Substrates.....	5
Surface Preparation of Polymer Substrates for Device Fabrication.....	8
Chapter 3: Transistor Device Topology.....	12
Top-Gate Graphene Field-Effect Transistors.....	12
Embedded-Gate Graphene Field-Effect Transistors.....	15
Modified Embedded-Gate Graphene Field-Effect Transistors.....	16
Comparison of Device Structures.....	19
Chapter 4: Design Considerations for Optimization.....	23
Contact Resistance.....	24
Embedded-Gate Electrodes.....	30
Passivation Techniques for Embedded-Gate Structures.....	35
Thermal Management.....	38
Chapter 5: Experimental Results : Electrical / Mechanical Performances.....	40
DC Characteristics of Graphene Field-Effect Transistors.....	40
High Frequency Response ( $f_T$ and $f_{MAX}$ ).....	45
Mechanical Bendability.....	51
Liquid Exposure.....	56
Chapter 6: Summary and Future Works.....	60
Summary.....	60

Future Works .....	60
Appendix.....	62
A.1. Preparation of Double-Side Coated Polyimide Substrates .....	62
A.2. Wet Transfer Process of Graphene Films .....	64
A.3. Oxygen Plasma Reactive Ion Etch of Graphene Films.....	66
A.4. Capture-Release Process for Exfoliated Hexagonal Boron Nitride Embedded in Polyimide.....	67
A.5. Low Power Plasma Enhanced Chemical Vapor Deposition of Si <sub>3</sub> N <sub>4</sub> .....	74
A.6. Selective Dry Etch of Plasma Enhanced Chemical Vapor Deposited Si <sub>3</sub> N <sub>4</sub> .....	75
A.7. Multi-Finger Embedded-Gate Graphene Field Effect Transistor (MEGFET).....	76
References.....	85
List of Journal Publications .....	94

## List of Table

Table 2.1	<i>Material properties of commercial flexible substrates .....</i>	<i>7</i>
Table 3.1	<i>Comparison of 3 flexible GFET device structures.....</i>	<i>22</i>

## List of Figures

- Figure 2.1.* AFM images of polyimide surfaces. (a) 50x50  $\mu\text{m}^2$ , (b) 5x2.5  $\mu\text{m}^2$  scan on polyimide sheet as received and (c) 50x50  $\mu\text{m}^2$ , (d) 5x2.5  $\mu\text{m}^2$  scan after surface treatment.....9
- Figure 2.2.* 3-D illustrations of different flexible substrates preparation techniques. (a) The surface treatments on flexible PI films. An as-received PI film, a cured liquid PI coated on a PI film, and an ALD deposited on a cured film are shown with their AFM images and roughness values. (b) Preparation of an embedded h-BN film captured in a free-standing PI substrate. The simplified process flow is given with the AFM images scanned over an as-exfoliated h-BN film (roughness  $\sim 1.2\text{nm}$ ) and an annealed h-BN film (roughness  $\sim 0.4\text{nm}$ ).....11
- Figure 3.1.* Monolayer graphene on copper foil (a) Raman spectrum of the synthesized monolayer graphene on copper foil indicating the 2D and G peaks. (b) AFM image of graphene transferred to flexible polyimide sheet with a surface roughness  $\sim 2\text{nm}$  and wrinkles as high as 8nm. 14
- Figure 3.2.* Top-gate graphene transistor on polyimide sheet (a) Simplified cross-sectional fabrication process for graphene transistor on polyimide sheet featuring transferred CVD graphene, high-k  $\text{Al}_2\text{O}_3$  dielectric, and metal electrodes. (b) Optical image of a completed GFET with two gate fingers in a GSG configuration to facilitate high-frequency measurements. The device length and total width are 0.25 $\mu\text{m}$  and 10 $\mu\text{m}$  respectively. (c) Photograph of the flexible substrate with an array of integrated GFETs. ....14

<i>Figure 3.3.</i>	Embedded-gate graphene FET (a) Illustration of the EGFET fabrication process on spin-coated PI on a Si <sub>3</sub> N <sub>4</sub> /Si substrate. (b) Optical image of a completed EGFET. The device length and width are 4 and 8 μm respectively. (c) Photograph of the flexible substrate with an array of EGFETs. The highlighted square shows the array of devices. ....	17
<i>Figure 3.4.</i>	Multi-finger EGFET fabricated on plastic substrates. (a) 3-D image of the complete device of a 10-finger unit cell. (b) Optical image of the sample. The device area is highlighted by a white rectangle. Inset shows an array of the unit cells with gate (G), source (S), and drain (D) pads. (c) AFM image of the active channel area revealing a device with 10-fingers. ....	18
<i>Figure 3.5.</i>	Illustration and images of fabricated EG-hBN GFET. (a) Simplified process flow. (b) Illustration of a fabricated device. (c) Optical image of the channel area with a dual-finger embedded-gate GFET. (d) GFETs on a PI film. (e) Surface of the smooth h-BN on flexible PI as measured by AFM. (f) Comparison of different surface roughnesses for graphene integration on flexible PI. The annealed h-BN surface features smoothness comparable to interlayer spacing in graphene. ....	20
<i>Figure 4.1.</i>	Contact electrodes patterns. (a) Type-I. Conventional contacts without edge-injection patterns. (b) Type-II. Contacts with line-type edge-injection patterns. (c) Type-III. Contacts with array-type edge-injection patterns. ....	29

*Figure 4.2.* Comparison of gate electrodes. (a) AFM image of Ti/Pd (2nm/80nm). (b) AFM image of Ti/Ag/Pd (2nm/70nm/10nm). (c) AFM image of Ti/Pd/Au (2nm/10nm/70nm). All images are scanned over  $15\mu\text{m} \times 15\mu\text{m}$ . (d) Comparison of sheet resistances and surface roughness values for three candidates.....31

*Figure 4.3.* The embedded gate structures. (a) Direct deposition of gate electrodes on the substrate. (b) Gate electrodes embedded in dielectric trench structures. (c) Simplified process steps to prepare the self-aligned gate-electrodes embedded in the dielectric trench. ....33

*Figure 4.4.* The trench refilling process. (a) AFM image of the patterned trenches showing the area for the 6-finger gate electrodes and the pad. (b) AFM image of the same area after refilling metals using the electron-beam evaporation of Ti/Ag/Pd. ....34

*Figure 4.5.* Thermal effects on GFETs under high lateral electric fields. (a) SEM image of the GFET before applying high electric fields. The device has a multi-finger electrodes configuration and the graphene channel is located at the center of the image. (b) SEM image of the same device (damaged) after applying high electric fields. ....39

*Figure 5.1.* DC measurement of hBN-EGFET. (a)  $I_D$ - $V_G$  profile measured at  $V_D$  of 10mV. (b)  $I_D$ - $V_D$  profile showing the current saturation. (c)  $I_D$ - $V_D$  profile at  $V_D$  up to high-field of 1.5V.....41

<i>Figure 5.2.</i>	Electrical measurements. (a) Gate modulation from the lithography-free GFET with the carrier mobility of $6600 \text{ cm}^2/\text{V}\cdot\text{s}$ for hole transport and $8000 \text{ cm}^2/\text{V}\cdot\text{s}$ for electron transport. (b) Gate modulation of the EBL GFET showing the carrier mobility of $2800 \text{ cm}^2/\text{V}\cdot\text{s}$ for hole transport and $3900 \text{ cm}^2/\text{V}\cdot\text{s}$ for electron transport, respectively. The device has a channel length of $0.5 \mu\text{m}$ , and effective width of $100 \mu\text{m}$ .....	43
<i>Figure 5.3.</i>	Experimental GFET frequency doubler circuit on flexible PI. (a) Schematic for doubler evaluation. (b) GFET output-input doubler characteristics ( $f_{\text{IN}}=10\text{MHz}$ , $V_{\text{D}}=0.5\text{V}$ ). .....	44
<i>Figure 5.4.</i>	Simulated ultimate performance prediction of GFET frequency doubler with ultra-scaled gate dielectric. (monolayer h-BN, $L=0.2 \mu\text{m}$ and $W=100 \mu\text{m}$ . $\mu=10,000 \text{ cm}^2/\text{V}\cdot\text{s}$ ) (a) Detrimental impact of charge impurity density on gate modulation. (b) The dependence of the max CG on device parameters. The inset is the dependence on contact resistance. ....	45
<i>Figure 5.5.</i>	The extrinsic and intrinsic cut-off frequency measured from the device. The de-embedded current gain reveals an intrinsic $f_{\text{T}}$ of 25 GHz for flexible GFET. ....	47
<i>Figure 5.6.</i>	The power-gain frequency measured from the device.....	49
<i>Figure 5.7.</i>	Channel-length scaling of GFETs. (a) Intrinsic cut-off frequency measured from the $0.5 \mu\text{m}$ channel-length device. $V_{\text{DS}} = 0.6\text{V}$ . (b) Intrinsic cut-off frequency measured from the $0.25 \mu\text{m}$ channel-length device. $V_{\text{DS}} = 0.3\text{V}$ .....	50

*Figure 5.8.* Mechanical bending experiments for metal interconnects and MIM capacitors on PI films. (a) The change in conductance of metal lines. (b) The change in normalized capacitances of MIM capacitors. CAP1, CAP2, CAP3, and CAP4 are  $10 \times 10 \mu\text{m}^2$ ,  $50 \times 50 \mu\text{m}^2$ ,  $100 \times 100 \mu\text{m}^2$ , and  $200 \times 200 \mu\text{m}^2$ , respectively. The dashed line is a visual guide indicating invariant properties over a wide bending radius. ....52

*Figure 5.9.* Mechanical bending measurements. The change in (a) normalized resistance and (b) normalized mobility under different bending radii down to 0.7 mm. The inset in (a) shows the flexible GFETs attached to the bending fixture. Repeated measurements of (c) normalized resistance and (d) normalized mobility at the minimum bending radius of 0.7 mm. ....54

*Figure 5.10.* Experiments involving harsh conditions. (a) Still image of the devices been walked over to emulate a slow-moving load. (b) Still image of 2002 Honda CRV sport-utility vehicle going over the devices. (c) Doubler characteristics. The output power at the doubled frequency ( $2f$ ) and the conversion gain as a function of the input power at the fundamental frequency ( $1f=2\text{MHz}$ ) are given. The gate is biased at the Dirac point and  $V_D = 300\text{mV}$ .....55

*Figure 5.11.* Contact angle measurements.  $20\mu\text{L}$  DI water dropped on prepared samples including (a) as-received commercial polyimide film, (b) cured polyimide film, (c) PECVD  $\text{Si}_3\text{N}_4$ , and (d) Cyttop coated on  $\text{Si}_3\text{N}_4/\text{PI}$ .58



*Figure 5.12.* Immersion test results for the normalized resistance and mobility. Data shown on the left side of the dashed line are for short-term exposure to DI water, and data on the right side of the line are for long-term exposure to DI water. (a), (b) Normalized resistance and mobility measured from Si<sub>3</sub>N<sub>4</sub> passivated devices. (c), (d) Normalized resistance and mobility measured from Cytop/Si<sub>3</sub>N<sub>4</sub> passivated devices.....59

*Figure A.1.* Process steps for embedded-gate GFETs with h-BN films ..... 70

*Figure A.2.* Exfoliated h-BN films. (a) AFM image captured as exfoliated, (b) AFM image captured after annealing under nitrogen ambient..... 71

*Figure A.3.* Digitizing locations for h-BN films. (a) Optical image of an exfoliated h-BN film, (b) Designed layout. h-BN is drawn as a polygon..... 71

*Figure A.4.* Define embedded gate patterns on exfoliated h-BN films..... 72

*Figure A.5.* Define graphene active layers (a) Designed layout, (b) Zoom-in picture of the channel area highlighting graphene channel and an h-BN dielectric film..... 72

*Figure A.6.* Complete device structure with h-BN dielectric films. (a) Designed layout for the entire device structure including source/drain electrodes, (b) Optical image captured after the liftoff of source/drain (Ti/Au) electrodes ..... 73

*Figure A.7.* Mask1 for Multi-finger Embedded-gate Graphene Field-Effect Transistors to define gate fingers..... 79

*Figure A.8.* Mask2 for Multi-finger Embedded-gate Graphene Field-Effect Transistors to define ALD gate oxides. .... 80

*Figure A.9.* Mask3 for Multi-finger Embedded-gate Graphene Field-Effect Transistors to define graphene active areas. .... 81

<i>Figure A.10.</i> (a) Mask4 for Multi-finger Embedded-gate Graphene Field-Effect Transistors to define source and drain electrodes. (b) Zoom-in picture over the channel area highlighted in red in (a). .....	82
<i>Figure A.11.</i> Mask5 for Multi-finger Embedded-gate Graphene Field-Effect Transistors to define the silicon nitride passivation layer. ....	83
<i>Figure A.12.</i> Combined Layouts for Multi-finger Embedded-gate Graphene Field-Effect Transistors. ....	84

## Chapter 1: Introduction

### Graphene Field-Effect Transistor

The outstanding charge transport in graphene field effect transistors offers attractive prospects for high-speed analog and radio-frequency (RF) electronics. These outstanding features including high mobilities at room temperature,<sup>1,2</sup> sub-THz cutoff frequencies at moderate channel lengths,<sup>3</sup> and ambipolar electron-hole symmetry, afford linear and non-linear analog signal processing with the simplicity of a single transistor.<sup>4,5</sup> In addition, graphene is substrate agnostic and mechanically flexible. Hence, it is an ideal material for flexible electronics on polymeric substrates.

Although intrinsic carrier mobility of graphene approaching  $100,000\text{cm}^2/\text{V-s}$  has been reported at room temperature on suspended devices,<sup>6</sup> the carrier mobility of graphene degrades on oxide supported graphene field-effect transistors (GFETs) with values around  $10,000\text{cm}^2/\text{V-s}$  frequently measured on clean exfoliated graphene on  $\text{SiO}_2$  in agreement with theoretical upper limits.<sup>7-9</sup> However, it is unclear how fast charge carriers can travel in monolayer graphene on polymeric substrates, which is an important substrate for flexible electronics. It has been suggested that remote phonon scattering from the broad continuum of modes from the polymer substrate should impact the carrier mobilities at a scale comparable to  $\text{SiO}_2$ .<sup>10</sup> As graphene holds great potential for fast flexible electronics, it is crucial to experimentally access its fast carrier transport on polymer supports.

## **Flexible Electronics**

The field of flexible electronics has been active for more than a couple of decades, driven by the desire for the realization of low-cost, large-area electronics. The development of flexible electronics operating at radio-frequencies (RF) requires materials that combine excellent electronic performances and the ability to withstand high levels of strain. Circuit components required to implement flexible devices include (1) a supporting flexible film as a substrate, (2) electrically conducting films as electrodes, (3) dielectric films to be used as gate dielectrics and device isolation/passivation layers, and (4) active channel materials. The technical bottleneck in this field of research has been the preparation of high performance active channels due to the process compatibility to flexible substrates. Due to limited carrier mobilities of less than  $100\text{cm}^2/\text{V}\cdot\text{s}$  for diverse semiconducting materials reported as flexible channels, the resulting electronic device performance has been relatively poor.<sup>11-13</sup> The desire to improve the performance of these devices has led to the introduction of other materials which include carbon nanotubes,<sup>14,15</sup> silicon thin-films and nanowires,<sup>16-18</sup> and compound semiconductors.<sup>19</sup> III-V compound semiconductors and graphene show the highest mobility up to  $10,000\text{cm}^2/\text{V}\cdot\text{s}$  on plastics while others show still relatively low values. However, enhancements in electronic performance have been achieved at the expense of device flexibility. In addition to the high carrier mobility and GHz cutoff-frequency, graphene is able to survive the mechanical tensile strain above 20%,<sup>20</sup> and offers a technical method for wafer-scalability.<sup>21-23</sup>

## **Thesis Outline**

This thesis is organized as follows. In chapter 2, the preparation of electronic-grade flexible substrate will be reviewed. We will take a look at candidates for flexible substrates, their material properties, and requirements to be used as supporting films for electronic applications. In chapter 3, transistor device topologies we have investigated are explained and compared with each other. Several approaches in order to optimize the performance of the fabricated devices are covered in chapter 4. The origin of the contact resistance at the graphene-metal interface will be revisited to suggest the modified contact designs for better (lower) contact resistance values. A modified layout/process for low gate resistances and passivation techniques are also covered. In chapter 5, key device data on DC/RF electrical measurements and measurements under harsh environments (mechanical deformation and exposure to common liquids) will be presented. In chapter 6, a summary of this work is presented.

## **Chapter 2: Preparation of Electronic-Grade Flexible Substrates**

### **Requirements for Flexible Substrates**

Substrates to be used as a flexible supporting layer replacing the conventional rigid substrates should meet several requirements. Those requirements are listed as follows.

#### 1. Surface quality/roughness

Highly uneven surface topography limiting the fine resolution of lithographic steps has to be avoided. Nanometer-scale short/long range roughness values are desirable to prepare sub-micron channel length devices. Roughness over long distance (or more generally thickness variation) larger than the unit device structure is still acceptable. Chemical-Mechanical-Planarization (CMP) or other surface treatment processes are usually required for commercial flexible substrates to achieve acceptable roughness values.

#### 2. Thermal properties

The maximum processing temperature for the flexible substrates should not exceed their glass transition temperatures ( $T_g$ ). During the exposure to high temperature processes even with highest temperature less than  $T_g$ , the mismatch in thermal expansion coefficients of integrated films and its resulting built-in stress of the sample have to be minimized. Metallic foils and glass substrates are superior in this aspect than polymer substrates.

#### 3. Mechanical properties

Materials with high elastic modulus are less flexible and easier to handle during the fabrication. Highly elastic polymers and elastomers may require

hard carrier wafers, where flexible substrates are attached, during the device fabrication.

#### 4. Chemical properties/compatibilities

Substrates should not react with chemicals (acids and solvents) used during device fabrication. Different coating layers may be required to protect the underlying base substrates.

#### 5. Electrical conductivity

Metallic foils are electrically conductive and require additional electrical isolation. Glass substrates and most polymers are good insulators.

#### 6. (Optional) Optical clarity

Not always required, but becoming an important metric for transparent electronics or optoelectronic applications.

### **Commercially Available Flexible Substrates**

#### 1. Glass substrate

Even though glass plates are considered to be hard and rigid, they become flexible when their film thickness are thinned down to less than 100  $\mu\text{m}$ .<sup>24,25</sup> Glass substrates have high optical transparency and thermal stabilities (low thermal expansion coefficient and high glass transition temperature) suggesting good opportunities for wide-range of electronic applications including flat-panel displays. Mechanical and chemical properties are also attractive. However, they are brittle and cannot tolerate high level of strain, which can be introduced while handling them for fabrication.

## 2. Metallic foil

Stainless steel is one of the popular metallic foils currently being considered as a flexible substrate. They also become flexible similar to glass substrates when their film thicknesses are thinned down to 100  $\mu\text{m}$ -scale, though their surface qualities are lower than that of glass substrates.<sup>26,27</sup> Metal foils are not transparent and electrically conductive, however can be still attractive for such applications where reflective surfaces are required. Surface planarization layers are also applied to offer electrical isolation and/or further improve the surface quality.<sup>28,29</sup> Inorganic materials such as plasma-enhanced chemical vapor deposited (PECVD) silicon nitride and oxide are also used to give the electrical isolation.

## 3. Polymer substrate

Polymers offer great opportunities to be used as flexible substrates. Diverse candidates are commercially available and a part of them are listed in Table 2.1. These are highly flexible and inexpensive. However, thermal properties are a major concern while utilizing these materials for electronics. Low thermal conductivities along with low glass transition temperatures of polymers limit several processing,<sup>11,30</sup> and operating conditions.<sup>31,32</sup>

Dimensional stabilities are also not as great as other candidate substrates listed above. Though high flexibility and low elastic modulus are among desirable features here, when these candidates are exposed to thermal processes repeatedly during device fabrication, the resulting built-in thermal stresses induce non-negligible film curvatures due to mismatch in their thermal expansion coefficients.



Material properties of commonly used flexible substrates are listed in Table 2.1.<sup>33-37</sup>

Table 2.1 *Material properties of commercial flexible substrates*

Property	Unit	Flexible substrates				
		Glass	Stainless steel	Polymer		
				PEN	PET	PI
Transparency		Good	N/A	Good	Good	Poor (Orange)
Max. process temperature	°C	600	900	155	120	300
CTE	ppm/°C	3~4	18	20	20~80	15~35
Elastic modulus	GPa	70	200	5	2~4	2~3
Electrical conductivity		Low	High	Low	Low	Low
Thermal conductivity	W/m°C	1	16	0.15	0.15~0.4	0.1~0.35

## Surface Preparation of Polymer Substrates for Device Fabrication

Flexible industrial polyimide sheet (50-100 $\mu$ m thick) was chosen as the substrate because of its high glass transition temperature ( $>300^{\circ}\text{C}$ ), Young's modulus ( $\sim 3.5\text{GPa}$ ), and high solvent resistance making it compatible with conventional device fabrication. The polyimide sheets used in this study are commercially available from American Durafilm Inc. (#300 FPC) and Dupont Inc. (Kapton film). Industrial polyimide (PI) has an uneven topography with surface roughness that can exceed 100nm.<sup>38</sup> To make the uneven surface of the industrial PI films smooth, liquid polyimide (PI 2574 from HD Microsystems) was spin-coated onto the polyimide sheet. The coated substrate was soft-baked at  $200^{\circ}\text{C}$  for 30 min and subsequently cured at  $300^{\circ}\text{C}$  for 1 hour under a nitrogen atmosphere to obtain a smooth surface (RMS  $\sim 1\text{-}2\text{nm}$ ),<sup>38</sup> necessary for preserving the quality of electronic materials and for achieving the best results in lithographic resolution and registration. This coated polyimide sheet was then carefully mounted onto a supporting Si carrier wafer to ensure the flatness for the following fabrication process. Prior to use, the polyimide sheet was rinsed again in Acetone and 2-propanol (IPA) for 5 min each. The surface roughness of the polyimide surface before and after coating was measured using a VeecoVR D-5000 atomic force microscope (AFM) in tapping mode. Figure 2.1 shows the AFM images of polyimide surfaces scanned over the as-received commercial PI film and the PI film after the surface treatment.

To further improve the surface roughness, additional step of depositing high-k atomic layer deposition (ALD) dielectrics is done to improve the surface. This ALD dielectric layer can work as i) the high quality gate dielectric for embedded-gate device structures, and ii) the heat spread layer, which is an important component for the thermal management on flexible substrates, which will be discussed in a later chapter.





Figure 2.1. AFM images of polyimide surfaces. (a)  $50 \times 50 \mu\text{m}^2$ , (b)  $5 \times 2.5 \mu\text{m}^2$  scan on polyimide sheet as received and (c)  $50 \times 50 \mu\text{m}^2$ , (d)  $5 \times 2.5 \mu\text{m}^2$  scan after surface treatment.

Despite the attractive features of graphene, diverse charge scattering mechanisms prevent access to the intrinsic electrical performance. These challenges include ionized impurity scattering which degrades the mean-free-path,<sup>39,40</sup> substrate and interface charge traps resulting in charge puddles, and random shifting of the charge-neutrality point.<sup>8,41</sup> Each of the mechanical and chemical non-idealities can result in deviation of the band structure and transport characteristics, emphasizing the need for a high purity, ultra-

smooth dielectric that is compatible with graphene devices. Hexagonal boron nitride (h-BN) is an insulating isomorph of graphene with boron and nitrogen arranged in a hexagonal lattice, with a small lattice mismatch of  $\sim 1.8\%$  compared to graphene.<sup>42</sup> Several features of h-BN make it an excellent candidate dielectric for GFETs on flexible substrates. The ultra-flat surface of h-BN significantly reduces the electron-hole charge fluctuations, compared to polymeric interfaces or SiO<sub>2</sub>. This enables the observation of near-ideal graphene properties without the use of complex suspended structures.<sup>42</sup> Owing to its strong in-plane covalent bonds and relatively weak inter-plane bonds due van der Waals interactions, h-BN is cleaved and exfoliated in the same way as graphene.<sup>42,43</sup> Recently a series of reports have suggested that graphene/h-BN heterostructures enhance field-effect performance.<sup>42-44</sup>

Here, we report the method of utilizing an h-BN film as a gate dielectric for flexible FETs. The preparation of the substrate is as follows. h-BN (from Momentive Performance Materials) was exfoliated on silicon wafers with 285-nm thick thermal oxide, which offers good optical contrast between thin h-BN films and substrates for easy identification. The sample was first annealed under nitrogen at 300°C for 1 hour to achieve a smooth h-BN surface and remove residual adhesive on its surface to define a better interface between gate electrodes and h-BN films. Gate electrodes can be also patterned over annealed h-BN films on SiO<sub>2</sub>/Si substrates by electron-beam lithography (EBL), e-beam evaporation, and liftoff to prepare the embedded-gate structures. Liquid-type PI (PI-2574 from HD Microsystems) was spin-coated on the patterned sample and cured under nitrogen to capture the device structures within PI. Thermal oxide was then etched by buffered-oxide-etchant (BOE) and the PI films with embedded gates and dielectrics were released (capture-release process). The released sample was then

annealed again under nitrogen to provide a clean high-quality interface between graphene and dielectrics (two-step annealing process). Figure 2.2 shows the comparison between different substrate preparation techniques.



*Figure 2.2.* 3-D illustrations of different flexible substrates preparation techniques. (a) The surface treatments on flexible PI films. An as-received PI film, a cured liquid PI coated on a PI film, and an ALD deposited on a cured film are shown with their AFM images and roughness values. (b) Preparation of an embedded h-BN film captured in a free-standing PI substrate. The simplified process flow is given with the AFM images scanned over an as-exfoliated h-BN film (roughness  $\sim 1.2\text{nm}$ ) and an annealed h-BN film (roughness  $\sim 0.4\text{nm}$ ).


## Chapter 3: Transistor Device Topology

### Top-Gate Graphene Field-Effect Transistors


The graphene monolayer employed in this study was prepared via low-pressure chemical vapor deposition (CVD) on copper foil as reported previously.<sup>45</sup> A typical Raman spectrum of graphene synthesized with the CVD procedure on copper foil is shown in Figure 3.1a. The full width at half maximum of the 2D peak is approximately  $35\text{cm}^{-1}$ , the 2D/G ratio is  $\sim 3$ , and the D-peak is negligible, indicating high-quality monolayer graphene. The typical solution-based poly(methyl methacrylate) (PMMA) assisted graphene transfer from the copper foil,<sup>46</sup> was employed to integrate the graphene onto the PI sheet. The AFM image in Figure 3.1b shows the substrate surface after graphene transfer on polyimide sheet with roughness of about 2nm in small areas but with wrinkles as high as 8nm due to the transfer process. These wrinkles from the polymer residue are detrimental to transport and mobility.<sup>47</sup>

An array of graphene transistors were fabricated directly on to the polyimide sheet using standard microelectronic processes and electron-beam lithography with a charge compensation layer essential for patterning insulating substrates. The simplified fabrication process is illustrated in Figure 3.2a. In brief, the first e-beam lithography patterns the active area while isolating graphene channels from each other. Oxygen plasma is used to etch the superfluous graphene. After defining source and drain electrodes by lithography and evaporation, high-k gate dielectric is deposited by ALD. The gate dielectric is composed of evaporated 1nm titanium that oxidizes readily in air at  $200^\circ\text{C}$  and serves as the seed layer for uniform ALD of 30nm  $\text{Al}_2\text{O}_3$ ,<sup>7</sup> with estimated capacitance of  $\sim 200\text{nF/cm}^2$  ( $k\sim 6.8$ ). The gate electrode is subsequently patterned. The gate and source/drain metals are Ni (50nm) and Ni/Au (10nm/40nm) respectively. An

optical image of a completed device with ground-signal-ground (GSG) input (GFET gate) and output (GFET drain) pads necessary for RF measurements is shown in Figure 3.2b. Figure 3.2c is a photograph of the flexible polyimide substrate with an array of integrated GFETs.



*Figure 3.1.* Monolayer graphene on copper foil (a) Raman spectrum of the synthesized monolayer graphene on copper foil indicating the 2D and G peaks. (b) AFM image of graphene transferred to flexible polyimide sheet with a surface roughness  $\sim 2\text{nm}$  and wrinkles as high as  $8\text{nm}$ .



*Figure 3.2.* Top-gate graphene transistor on polyimide sheet (a) Simplified cross-sectional fabrication process for graphene transistor on polyimide sheet featuring transferred CVD graphene, high- $k$   $\text{Al}_2\text{O}_3$  dielectric, and metal electrodes. (b) Optical image of a completed GFET with two gate fingers in a GSG configuration to facilitate high-frequency measurements. The device length and total width are  $0.25\mu\text{m}$  and  $10\mu\text{m}$  respectively. (c) Photograph of the flexible substrate with an array of integrated GFETs.



## Embedded-Gate Graphene Field-Effect Transistors


Two types of embedded-gate graphene field-effect transistors (EGFETs) have been realized in this work. The first one is a detachable EGFET. The fabrication process for the detachable EGFET is illustrated in Figure 3.3a.<sup>48</sup> Liquid polyimide (PI-2574 from HD Microsystems) was spin-coated on a 50-nm thick plasma-enhanced chemical vapor deposited  $\text{Si}_3\text{N}_4$  sacrificial layer on silicon. The 15 $\mu\text{m}$ -thick spin-coated polyimide (PI) affords a smooth surface with root-mean-square (RMS) roughness of <1nm. The PI coated film is soft-baked at 200°C for 30 min and subsequently cured at 300°C for 1 hr under a nitrogen atmosphere. An array of gate electrodes were patterned on a PI-coated silicon substrate by electron-beam lithography, evaporation, and liftoff. A high-k dielectric of 20-nm thick  $\text{Al}_2\text{O}_3$  is deposited by ALD. A CVD grown graphene film from a Cu/ $\text{SiO}_2$ /Si growth substrate was then transferred via a conventional wet-transfer process using ammonia persulfate to etch the copper.<sup>46</sup> Oxygen plasma reactive-ion-etching (RIE) was used to pattern the active channel region while removing the superfluous graphene and ensuring channel isolation. Source and drain electrodes were defined to complete the device fabrication. The gate and source/drain metals are Ni/Au (10nm/40nm) and Ni (50nm) respectively. Lastly, buffered oxide etchant (BOE 6:1) was used to strip the  $\text{Si}_3\text{N}_4$  sacrificial layer and release the flexible polyimide film from the underlying silicon substrate.

The second type of EGFET is using a cured PI film as the supporting flexible substrate. The 3D image of the fabricated 10-finger multi-finger EGFET unit-cell is illustrated in Figure 3.4a. In brief, an array of gate electrodes were patterned directly on PI by electron-beam lithography (EBL), evaporation, and lift-off. A high-k dielectric of 15-nm thick  $\text{Al}_2\text{O}_3$  was deposited by ALD with estimated gate-oxide capacitance of

405nF/cm<sup>2</sup>. Another EBL followed by wet-etching of Al<sub>2</sub>O<sub>3</sub> by a 1:3 diluted solution of H<sub>3</sub>PO<sub>4</sub>:DI water isolated each device while leaving local dielectric islands for the channel. High quality CVD monolayer graphene film was then transferred via the conventional poly(methyl methacrylate) (PMMA) wet-transfer process using ammonia persulfate to etch the supporting copper foil.<sup>45,46</sup> The active channel area of graphene was then patterned, and source and drain electrodes were defined to complete the device structure. The top of the sample was then covered with a 30-nm thick plasma-enhanced chemical vapor deposited (PECVD) Si<sub>3</sub>N<sub>4</sub> layer to protect the multi-finger EGFETs from the outside environment. The channel length and width for each finger were fixed at 0.5μm and 20μm, respectively. Devices with both 10-finger and 18-finger configurations were prepared resulting in effective channel widths of 200μm and 360μm, respectively, on the same PI substrate. The optical image given in Figure 3.4b shows the freestanding PI with an array of flexible MEGFETs bent with fingers. The inset shows a 3×3 array of the unit cells. Figure 3.4c is a high-resolution image of the active channel area obtained with an atomic force microscope (AFM) revealing a 10-finger electrode configuration.


### **Modified Embedded-Gate Graphene Field-Effect Transistors**

The fabrication process for the modified EGFET is as follows. h-BN (from Momentive Performance Materials) was exfoliated on silicon wafers with 285-nm thick thermal oxide; the thickness of the h-BN flake was confirmed with AFM to be 19nm. The sample was first annealed under nitrogen at 300°C for 1 hour to achieve a smooth h-BN surface and remove residual adhesive on its surface to define a better interface between gate electrodes and h-BN films. The simplified process flow is given in Figure 3.5a. In brief, gate electrodes were patterned over annealed h-BN films on SiO<sub>2</sub>/Si substrates by



*Figure 3.3.* Embedded-gate graphene FET (a) Illustration of the EGFET fabrication process on spin-coated PI on a Si<sub>3</sub>N<sub>4</sub>/Si substrate. (b) Optical image of a completed EGFET. The device length and width are 4 and 8 μm respectively. (c) Photograph of the flexible substrate with an array of EGFETs. The highlighted square shows the array of devices.

EBL, evaporation, and liftoff. Liquid-type PI (PI-2574 from HD Microsystems) was spin-coated on the patterned sample and cured under nitrogen to capture the device structures within PI. Thermal oxide was then etched by buffered-oxide-etchant (BOE) and the PI films with embedded gates and dielectrics were released (capture-release process). The released sample was then annealed again under nitrogen to provide a clean high-quality interface between graphene and dielectrics (two-step annealing process). Monolayer graphene film grown by chemical vapor deposition (CVD) process was transferred via the poly(methyl methacrylate) (PMMA) assisted wet-transfer process using ammonia



*Figure 3.4.* Multi-finger EGFET fabricated on plastic substrates. (a) 3-D image of the complete device of a 10-finger unit cell. (b) Optical image of the sample. The device area is highlighted by a white rectangle. Inset shows an array of the unit cells with gate (G), source (S), and drain (D) pads. (c) AFM image of the active channel area revealing a device with 10-fingers.

persulfate as a copper etchant.<sup>46</sup> Redundant area of graphene film was removed by oxygen plasma etching. Finally, source and drain electrodes were defined to complete the device structure (Figure 3.5b).


A high-resolution image over the active channel area and an optical image of the free-standing PI substrate with the device are shown in Figure 3.5c and 3.5d, respectively. Figure 3.5e shows an AFM topographical scan of the h-BN film after anneal and Figure 3.5f compares the surface roughness of several gate dielectrics for GFETs on plastics. Previous works in our lab were focused on improving the surface quality of plastics by applying additional liquid-type layer and/or depositing high-k dielectrics over flexible films. The surface roughness has been remarkably improved down to 1~2nm

using these methods,<sup>48</sup> however, its roughness is still higher than monolayer graphene, which can introduce mechanical strain and result in band structure deviation and transport degradation.<sup>49,50</sup>

### **Comparison of Device Structures**

Three device structures, namely, top-gate GFET (TG-GFET), embedded-gate GFET with high-k dielectric (EG-highk/GFET), and embedded-gate GFET with h-BN dielectric (EG-hBN/GFET), which is the modified version of the previous EGFET to integrate h-BN into PI films, were fabricated on PI and evaluated in this work. Due to uneven surface topography of polymeric films, additional treatments are necessary to achieve the best lithographic resolution and registration.<sup>38</sup> In brief, PI films were spin-coated with liquid polyimide (PI2574 from HD Microsystems) and cured. TG-GFETs were prepared directly on these substrates, while others require more processing steps before graphene-transfer; ALD Al<sub>2</sub>O<sub>3</sub> or exfoliated h-BN films were prepared as gate dielectrics. Optimized annealing was performed at 300°C to improve the surface smoothness of h-BN films under nitrogen ambient. Figure 3.5f compares the roughness of the surfaces evaluated in this work. While the surface of as-exfoliated h-BN film is comparable to that of high-k on PIs, it is further improved by annealing as shown in the figure. After annealing, h-BN flakes on PI show the root mean square (RMS) roughness ~0.4nm, comparable to the inter-layer spacing and indicative of an almost perfect residue-free interface.

Table 3.1 compares the merits of the three device structures, investigated in this work. TG-GFET has an issue with the need for insulating seed layer prior to deposit



*Figure 3.5.* Illustration and images of fabricated EG-hBN GFET. (a) Simplified process flow. (b) Illustration of a fabricated device. (c) Optical image of the channel area with a dual-finger embedded-gate GFET. (d) GFETs on a PI film. (e) Surface of the smooth h-BN on flexible PI as measured by AFM. (f) Comparison of different surface roughnesses for graphene integration on flexible PI. The annealed h-BN surface features smoothness comparable to interlayer spacing in graphene.

ultra-thin high-quality dielectric over channel, which makes it difficult to scale down the oxide thickness. For embedded gate devices, oxide scaling is not a critical issue. While h-BN offers the best interface for GFET, substantial research has to be done to synthesize large-area uniform (monolayer to few layer) h-BN films. This leads to the conclusion that

while embedded-gates with h-BN dielectric is ideal, EG-highk/GFET is the best practical device structure for now because further synthesis progress is needed for the integration of h-BN/graphene layers.

Table 3.1 Comparison of 3 flexible GFET device structures

Device structure Device process	TG-GFET	EG-hBN/ GFET	EG-highk/ GFET	Comments
Finger scalability in a single layer	No	Yes	Yes	Realizing large # of fingers is straight - forward without the need for 2 <sup>nd</sup> interconnect level.
Gate dielectric seed layer	Needed	None	None	Seed layer is needed for even coating of high-k on graphene. Not needed for embedded-gate.
Gate dielectric scalability	No	Yes	Yes	For top-gate devices, seed layer prevents ultra-thin dielectrics (<5nm).
Automated gate dielectric process	Yes	No	Yes	Currently, growth and transfer of uniform large-area sheets of h-BN is not available.
Expected GFET performance	Good	Excellent	Very good	h-BN gate dielectric is expected to yield the best GFET performance



## Chapter 4: Design Considerations for Optimization

The two most important metrics to quantify the high frequency response of the RF device are the transit frequency,  $f_T$ , and the maximum oscillation frequency,  $f_{MAX}$ . These are highly dependent on intrinsic and extrinsic device parameters. In order to achieve the highest RF performance, we need to take a look at which parameters affect the metrics. The following equations ((1) - (3)) are for (1) the intrinsic transit frequency, (2) the extrinsic transit frequency, and (3) the maximum oscillation frequency.<sup>51</sup>

$$f_{T,int} = \frac{g_m}{2\pi C_{gs}} \dots\dots\dots (1)$$

$$f_{T,ext} = \frac{g_m}{2\pi(C_{gs}+C_{p,gs}+C_{p,gd})((R_{p,s}+R_{p,d})g_d+1)+C_{p,gd}g_m(R_{p,s}+R_{p,d})} \dots (2)$$

$$f_{MAX} = \frac{f_T}{\sqrt{2g_d(R_{p,s}+R_{gate})+2\pi f_T C_{p,gd} R_{gate}}} \dots\dots\dots (3)$$

where  $g_m$  is the transconductance,  $g_d$  is the drain-conductance,  $C_{gs}$  is the gate capacitance,  $C_{p,gd}$  and  $C_{p,gs}$  are the parasitic gate-to-drain and gate-to-source capacitances,  $R_{p,s}$  and  $R_{p,d}$  are the parasitic resistances at the source and drain electrodes, and  $R_{gate}$  is the gate resistance.

The reduction in the channel length is the most straightforward way to improve the intrinsic  $f_T$  since the intrinsic  $f_T$  scales proportional to  $\frac{1}{L}$ .<sup>52</sup> The extrinsic  $f_T$  can be dominated by the device parasitics. Currently, the source/drain electrodes for our devices show much higher resistances than the values frequently obtained from other reports on GFETs; the contact resistances from our devices range from  $1k \ \Omega \cdot \mu m$  to  $5k \ \Omega \cdot \mu m$ , while other reports show mostly less than  $1k \ \Omega \cdot \mu m$  or even less than  $100 \ \Omega \cdot \mu m$ . This requires more investigations on the interface between graphene and metal electrodes and proper designs to reduce the contact resistance.

The power gain,  $f_{MAX}$ , is also the important metric for RF devices. The improvements on  $f_{MAX}$  can be achieved by (1) reduction in parasitics by better layouts or fabrication, and (2) reduction in the gate resistance.

### **Contact Resistance**

The contact resistance of graphene transistors consists of the following components: the metal electrode interconnection, the un-gated graphene resistance, and the resistance at the metal-graphene interface. By utilizing the highly conductive metals like gold as the electrodes, the first term can be improved, while the second term can be neglected with the proposed gate-overlap device structure. This makes the last term, the resistance at the metal-graphene interface, becomes the most critical component determining the overall contact resistance of the fabricated device. The low quality interface, leading to the high contact resistance, is the fundamental limiting factor on the electrical performance of graphene devices. It can degrade the transconductance and the cutoff frequency of GFETs by more than an order of magnitude.<sup>53</sup>

Previously, the fundamental charge transport physics on the graphene metal contacts and interface quality were investigated to provide better understanding on the graphene-metal contact resistance.<sup>47,54–57</sup>

The chemical residues can be introduced onto graphene films during the transfer of graphene films from Cu foils to desired substrates for fabrication. PMMA used during this transfer process can reside on the graphene surface and it is difficult to be completely removed from the surface by acetone during the cleaning process. The detrimental effects from these residues on graphene devices result in poor electrical performances with low field-effect mobilities. High vacuum annealing ( $1 \times 10^{-9}$  mbar) at 300°C for 3 hours has

been suggested to remove them.<sup>47</sup> However, annealing samples at 300°C for extended time is not feasible for flexible substrates which are not thermally stable. Another approach suggested using an Al sacrificial layer prior to lithographic steps defining contact patterns.<sup>54</sup> In this case, the effect from the chemical residue can be minimized since the chemical is not touching the graphene surface at any time during the entire lithographic procedures, which results in up to 10X improvement in a contact resistance.

The selection of contact metals also plays a role determining the electrical performances of graphene FETs. A theoretical study using density functional theory suggested that the doping of graphene can be induced by adsorption on metal films and the cross-over of doping from p-type to n-type can be also expected by utilizing different metals (more importantly utilizing their work-functions).<sup>55</sup> Another experimental study also showed the p-n junction formation at the interface of graphene/metal can be induced by utilizing different metals; high work-function metals afford a more transparent interface (p-type to p-type) for hole transport in contrast to electron transport that involves a p-n junction interface with an additional contribution to the contact resistance.<sup>58</sup> This effect can lead to the asymmetry in the contact resistance between electron and hole transports.<sup>48,59</sup>

Recently, another publication suggested an interesting idea to further reduce those values. In order to improve the carrier injection at the metal-graphene interface, the contact regions of graphene devices are patterned into multiple cuts.<sup>60</sup> By simply modifying the design under the contact areas, two carrier injecting mechanisms, "edge-contacted" injection and "top-contacted" injection, contribute to lower the contact resistance values by 22~32% compared to those values without patterns.<sup>60</sup>

In our work, the contact resistances coming from source and drain metal electrodes interfacing with the graphene channel offers a great portion of the total resistance, limiting its extrinsic electrical performance. In order to access the complete usefulness of the fascinating properties of graphene, we introduced the patterned contacts to improve the carrier injection at the interface between metal contacts and the graphene channel.

The total contact resistance is the parallel combination of the interface resistance at the metal-graphene interface by the top-contacted injection,  $R_{\text{Top}}$ , and the resistance coming from the edge-injection effects,  $R_{\text{Edge}}$ .

$$R_{\text{Total}} = R_{\text{Top}} // R_{\text{Edge}} \dots\dots\dots (4)$$

The equation given above can be also expressed in terms of the conductance for analysis.

$$G_{\text{Total}} = G_{\text{Top\_Total}} + G_{\text{Edge\_Total}} \dots\dots\dots (5)$$

$$G_{\text{Total}} = \sigma_{\text{Top/width}} \cdot W_{\text{Channel}} + \sigma_{\text{Edge/width}} \cdot W_{\text{Edge}} \dots\dots\dots (6)$$

where  $G_{\text{Total}}$  is the total conductance through the contacts,  $G_{\text{Top\_Total}}$  is the contribution through the metal-graphene interface, and  $G_{\text{Edge\_Total}}$  is for the contribution from the edge charge injection. Again, the equation can be further expanded considering the channel width,  $W_{\text{Channel}}$ , and the electrode width for the edge injection,  $W_{\text{Edge}}$ , and the per-width partial conductances from the top-contacted injection and the edge-contacted injection effects.

In the experiment, we fabricated devices with different contact patterns as given in Figure 4.1. Figure 4.1a is the conventional contact layout without edge-injection patterns. The device has a multi-finger (6 fingers) configuration with narrow metal

electrodes for minimum edge-injection effect. Figure 4.1b is the proposed contact layout with line-type edge-injection patterns and Figure 4.1c is another proposed contact layout with array-type edge-injection patterns.

The contributions from the top-injection at the metal-graphene interface and the edge-injection can be extracted from electrical measurements. Firstly, the devices are measured to extract the contact resistance values for each patterned structure. Then, a simple matrix calculation can be used to extract the individual contributions as follows.  $R_{\text{Total}}$  is extracted directly from the electrical measurements, while other parameters of  $W_{\text{Channel}}$  and  $W_{\text{Edge}}$  are from the physical layouts.

$$G_{\text{Total}} = \frac{1}{R_{\text{Total}}} \dots\dots\dots (7)$$

$$\begin{pmatrix} W_{\text{Channel}_1} & W_{\text{Edge}_1} \\ W_{\text{Channel}_2} & W_{\text{Edge}_2} \end{pmatrix} \cdot \begin{pmatrix} \sigma_{\text{Top/width}} \\ \sigma_{\text{Edge/width}} \end{pmatrix} = \begin{pmatrix} G_{\text{Total}_1} \\ G_{\text{Total}_2} \end{pmatrix} \dots\dots\dots (8)$$

$$\begin{pmatrix} \sigma_{\text{Top/width}} \\ \sigma_{\text{Edge/width}} \end{pmatrix} = \begin{pmatrix} W_{\text{Channel}_1} & W_{\text{Edge}_1} \\ W_{\text{Channel}_2} & W_{\text{Edge}_2} \end{pmatrix}^{-1} \cdot \begin{pmatrix} G_{\text{Total}_1} \\ G_{\text{Total}_2} \end{pmatrix} \dots\dots\dots (9)$$

From the electrical measurements, the total contact resistances are extracted as follows.

$$R_{\text{Total,Type-I}} = 93.03 \, \Omega$$

$$R_{\text{Total,Type-II}} = 53.67 \, \Omega$$

$$R_{\text{Total,Type-III}} = 40.28 \, \Omega$$


After calculating the partial contributions, the resistances from each component are also extracted.

$$R_{\text{Top}} = \frac{1}{\sigma_{\text{Top/width}} \cdot W_{\text{Channel}}} = 108 \, \Omega$$

$$R_{\text{Edge,Type-II}} = \frac{1}{\sigma_{\text{Edge,Type-II/width}} \cdot W_{\text{Edge}}} = 114 \, \Omega$$

$$R_{\text{Edge,Type-III}} = \frac{1}{\sigma_{\text{Edge,Type-III/width}} \cdot W_{\text{Edge}}} = 63.9 \, \Omega$$

The patterned contacts, Type-II and Type-III, offered lower contact resistances compared to the conventional one, Type-I. The data confirm the array-type (Type-III) patterned contacts offer the effective reduction in the total contact resistance while providing an additional 25% reduction in the contact resistance compared to the line-type (Type-II) patterned contacts.



*Figure 4.1.* Contact electrodes patterns. (a) Type-I. Conventional contacts without edge-injection patterns. (b) Type-II. Contacts with line-type edge-injection patterns. (c) Type-III. Contacts with array-type edge-injection patterns.


## Embedded-Gate Electrodes

Since the power gain,  $f_{MAX}$ , strongly depends on the gate resistance, we investigated different options for preparing the embedded-gate electrodes. While selecting the materials, several things to be considered in this process are i) surface oxidation of the metal, which leads to higher resistance over time, ii) high electrical conductivity for lower resistance, iii) structure of the embedded-gates in order to minimize the device parasitics, and iv) surface roughness over the metal film. The last requirement is crucial since the graphene devices are currently prepared on top of the gate metals covered with dielectric films to have an embedded-gate structure to access high electrical performance as mentioned in the previous chapter.

In this work, we compared Ti/Pd (2nm/80nm), Ti/Ag/Pd (2nm/70nm/10nm), Ti/Pd/Au (2nm/10nm/70nm) for preparing gate electrodes. The first one stands for the reference device that we routinely utilize to implement graphene field-effect transistors. Palladium offers reasonably low resistance while providing smooth surface where short-channel devices are easily implemented. Silver and Gold are considered in order to further reduce the gate resistances. Since the surface oxidation of Silver is detrimental while that has negligible effects on Gold, we covered the Silver electrodes with an additional Palladium of 10nm to prevent this surface oxidation.

The electrical conductivities of the three candidates are compared via the TLM (transmission line method) measurements to extract their sheet resistance values. The surface roughness values are also compared using an atomic force microscopy scanning over  $15\mu\text{m} \times 15\mu\text{m}$  area for each candidate. Figure 4.2 shows the comparison of these candidates.






*Figure 4.2.* Comparison of gate electrodes. (a) AFM image of Ti/Pd (2nm/80nm). (b) AFM image of Ti/Ag/Pd (2nm/70nm/10nm). (c) AFM image of Ti/Pd/Au (2nm/10nm/70nm). All images are scanned over  $15\mu\text{m} \times 15\mu\text{m}$ . (d) Comparison of sheet resistances and surface roughness values for three candidates.

As shown in Figure 4.2d, Ti/Ag/Pd offers the highest electrical conductivity along with a reasonable surface roughness making it as the most fascinating choice among the compared candidates. Ti/Pd offers the best (lowest) surface roughness while providing relatively higher sheet resistance, which may severely limit the power gain performance of the fabricated device. The last option of Ti/Pd/Au also offers a reasonable sheet

resistance, however the un-even surface limits its usefulness as the embedded gate electrodes.

Another way to further improve the electrical conductivity of the gate electrodes is increasing the thickness of the metal stacks. The direct deposition of high metal stacks leads to proportionally lower resistance at the cost of higher parasitic capacitances as shown in Figure 4.3a. The better way to deal with this issue would be introducing the trench structure where the gates electrodes are fully embedded (Figure 4.3b). The extension length of source and drain electrodes over the gate electrodes is 200nm for the prepared device leading to the parasitic overlap capacitance,  $C_{OV, TOP}$ . With 50nm-thick gate electrodes, the parasitic component of the side-wall overlap capacitance,  $C_{OV, SIDE}$ , increases the overall parasitic capacitance by additional 25%. Increase in the thickness of this metal stack would also increase this parasitic part leading to the limited extrinsic high frequency performance. In order to avoid this trade-off, we suggest the trench-type gate electrodes as shown in Figure 4.3b to remove the side-wall overlap capacitance while lowering the gate-overlap capacitance and also effectively increasing the cutoff frequency performance of the device. Figure 4.3c shows the simple self-aligned patterning technique to define the dielectric trench and deposit the embedded gates in one lithography step. The electron-beam lithography is used to define the trench patterns and the fluorine-based dry etch etches the nitride trenches where the metal electrodes are refilled via the electron-beam evaporation and the subsequent liftoff process.




*Figure 4.3.* The embedded gate structures. (a) Direct deposition of gate electrodes on the substrate. (b) Gate electrodes embedded in dielectric trench structures. (c) Simplified process steps to prepare the self-aligned gate-electrodes embedded in the dielectric trench.

The successful patterning of trenches strongly depends on the high-aspect ratio reactive-ion-etching and the high-selectivity between the e-beam resist (PMMA) and the dielectric material used for the trench structures. Here, we used the plasma-enhanced chemical vapor deposited silicon nitride for the dielectric material. This process enables

the deposition of thick dielectric films and its low-temperature process (250°C) is compatible with the flexible substrates.

For the reactive ion etching of nitrides,  $\text{CF}_4$  is commonly used, however it also shows a very high etch rate for PMMA. Introducing Ar can significantly improve the etching selectivity while lowering the etch rate for PMMA. We used the 790 Plasma Therm RIE Etcher during this process. The process condition is as follows. 50 sccm of  $\text{CF}_4$ , 20 sccm of Ar, RF power of 100W, and the pressure of 80mTorr. Figure 4.4 shows the results. Figure 4.4a is the AFM image of the patterned trenches showing the area for the 6-finger gate electrodes and the pad. Figure 4.4b is another AFM image of the same area after refilling metals using the electron-beam evaporation of Ti/Ag/Pd. The height of the metal stack and the depth of the trench are determined to be the same (80nm) to provide the flat surface where the devices are to be implemented. The etch rate for the nitride and PMMA are 114nm/min and 88nm/min, respectively, offering the good etch selectivity of over 1.29:1. The thickness of the resist layer is 250nm.



*Figure 4.4.* The trench refilling process. (a) AFM image of the patterned trenches showing the area for the 6-finger gate electrodes and the pad. (b) AFM image of the same area after refilling metals using the electron-beam evaporation of Ti/Ag/Pd.

## **Passivation Techniques for Embedded-Gate Structures**

While the embedded-gate GFETs outperform the conventional top-gate GFETs as described in Table 3.1, the still remaining issue is the passivation of exposed graphene channel. The proper passivation is required for 1) improved hysteresis, 2) preventing degradation during device operation, 3) mechanical robustness, and 4) protection over direct liquid exposures. Several approaches have been reported for GFETs on conventional rigid substrates: bilayer (organic/inorganic) passivation,<sup>61</sup> PECVD silicon nitride directly on graphene,<sup>59,62</sup> and hydrophobic organic polymer spincoated on graphene.<sup>63</sup>

Here, we have investigated different options: ALD high-k dielectrics, PECVD Si<sub>3</sub>N<sub>4</sub>, bilayer films of PECVD Si<sub>3</sub>N<sub>4</sub> covered with CYTOP fluoropolymer.

### **ALD Dielectrics**

The first one we investigated is using ALD dielectrics. ALD films offer high quality dielectric films good for both gate oxides and device passivation layers. Several high-k dielectric materials are available including Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, and ZrO<sub>2</sub>. However, this process requires the deposition of an insulating seed layer prior to deposit dielectrics over graphene due to the chemical inertness of graphene surface and not reliable.<sup>64</sup> While preparing this film as the gate dielectric, we can still avoid this issue by adopting the embedded-gate FET structure.<sup>59,65</sup>

## **PECVD Dielectrics**

PECVD is another option and oxides and nitrides are routinely deposited on substrates as interlayer dielectrics, passivation layers, or gate dielectrics. PECVD oxide is excluded among the feasible candidates for the device passivation since it requires the deposition involving oxygen radicals, which effectively etch the graphene channel leaving pin-holes after the deposition.<sup>62</sup> The conventional PECVD recipe for Si<sub>3</sub>N<sub>4</sub> is also evaluated. However, still the graphene channel has been degraded during plasma process significantly degrading the field-effect mobility of the device after passivation. The modified recipe using low power N<sub>2</sub>-rich PECVD<sup>62,65</sup> could prevent this degradation in its electrical properties and also offers good mechanical robustness.<sup>59</sup> When the nitride-passivated sample is exposed to liquids, the nitride passivation layer fails to protect the underlying FET device and the device experienced significant reduction in quality over time, which will be covered shortly in the later chapter.

## **Integration of Organic Polymers on Graphene**

Several publications suggest the usefulness of organic polymers introduced on graphene surfaces as promising options to enhance or modify the electrical properties of graphene devices prepared on rigid substrates.<sup>66-68</sup>

Self-assembled monolayers (SAMs) are molecular thin films formed via chemical or physical interactions of molecules with a substrate without the utilization of high-temperature or vacuum processes.<sup>69</sup> B. Lee et al reported that they could successfully grow uniform and stable fluoroalkyl silane self-assembled monolayer (FTS SAM) on the graphene surface, which leads to a high level of hole doping effect with a density of up to  $1.5 \times 10^{13} \text{ cm}^{-2}$ .<sup>66</sup> Even though the field-effect mobility from the graphene device

degraded significantly, this approach highlights the potential of SAM layers for graphene electronics with the capability of modifying the electronic properties of devices.

Another report focused on the effect of the hydrophobicity of supporting layers; a thin, hydrophobic self-assembled layer of hexamethyl disilazane (HMDS) was introduced on the supporting substrate prior to the fabrication of graphene devices.<sup>67</sup> From the results, the hysteresis coming from the adsorption of dipolar substances on graphene surface could be minimized or improved via the HMDS treatment on substrates. This suggests that SAMs are also useful to access the superior electronic properties of graphene with low intrinsic doping level, which is largely dependent on processing conditions and ambient conditions, in a reproducible manner.

More recently, T. -J. Ha reported spin-on-fluoropolymers offer a simple and fascinating method to achieve a restorative effect on electrical properties of graphene field-effect transistors.<sup>68</sup> The strong polar nature of the C-F chemical bond in the spin-on fluoropolymer deposited on graphene devices results in the favorable improvements in all aspects of electrical properties of graphene devices including high field-effect mobility, low Dirac voltage close to zero, and very low residual carrier density.

While aforementioned approaches may offer promising options to change or enhance the electrical properties of graphene, low boiling points and melting points of most organic polymers prevent the direct introduction of these materials on graphene FETs prepared on plastic substrates where the temperature on the active channel area can become significantly higher than those values. Here, as an alternative way, we utilize a bi-layer structure of PECVD  $\text{Si}_3\text{N}_4$  and hydrophobic fluoropolymer. This preserves the electrical performance of the graphene devices along with the additional benefit of


protection over liquids and its results on the electrical performance will be covered in the later chapter.

### **Thermal Management**

Due to poor thermal stability of most flexible substrates, the thermal management for these films has crucial effects on realizing reliable high performance flexible devices. Especially, the 2-D material operating under high current density like graphene, this becomes more significant issue. Figure 4.5 exemplifies this issue on flexible GFETs.

The physical deformation of the device (shown in Figure 4.5b) results from the fact that the GFET is implemented on the thermally unstable material with low thermal conductivity (polyimide). Due to both low glass transition temperature of plastic substrates and elevated channel temperature at high bias, flexible films tend to melt or deform under these conditions. The current saturation, which is essential to obtain high  $f_{MAX}$ , can be achieved under high lateral field and, partly for this reason, current-saturating GFETs on plastics are not easily realized while similar devices are reported frequently on rigid substrates. This needs some ways to prevent direct heat transfer from the channel to the substrate. Diverse solutions on this matter are currently under active investigation: direct heat spreading via electrodes, and integration of high thermally conductive dielectrics as heat spreading layers and dielectric heat insulators to protect the substrates.





*Figure 4.5.* Thermal effects on GFETs under high lateral electric fields. (a) SEM image of the GFET before applying high electric fields. The device has a multi-finger electrodes configuration and the graphene channel is located at the center of the image. (b) SEM image of the same device (damaged) after applying high electric fields.

## Chapter 5: Experimental Results : Electrical / Mechanical Performances

### DC Characteristics of Graphene Field-Effect Transistors

Electrostatic measurements for hBN-EGFET are presented in Figure 5.1. The device parameters were extracted and showed good agreements with a widely used diffusive transport model.<sup>64</sup> The extracted mobilities were  $2,324\text{cm}^2/\text{V}\cdot\text{s}$  and  $2,307\text{cm}^2/\text{V}\cdot\text{s}$  for holes and electrons, respectively. While the quality of CVD graphene on evaporated Cu film is very good, however, the graphene domains are smaller than those achieved on Cu foil. Hence for our devices, transport is likely occurring over several grain boundaries which limits the carrier mobility. Low impurity concentration ( $<5\times 10^{11}/\text{cm}^2$ ) owing to high quality dielectric interface, allows symmetric charge transport and high mobility. High work-function metal electrodes (50-nm Au) form excessive junction resistance for electron transport and reduce the drive current.<sup>56</sup> Relatively high extracted contact resistance of  $800\ \Omega\cdot\mu\text{m}$  indicates that the current density can be further enhanced by improving the metal-channel interface. Current saturation, which also offers record-high current density from flexible GFETs, was observed for the first time on flexible plastics as shown in Figure 5.1b and 5.1c with strong agreement with a validated GFET circuit model;<sup>70</sup> data reported on previous works on flexible substrates so far only provide the linear I-V relation without any current saturation.<sup>71,72</sup> We note that our device model includes both velocity saturation ( $\sim 2 \times 10^7\text{cm/s}$ ) and electron-hole charge crossover phenomena, which account for the current saturation in graphene.<sup>73</sup> The current saturation observed in our device is due to velocity saturation as determined from device modeling. h-BN offers high quality interface with low impurity density and high thermal conductivity; beneficial properties that enables

access to the intrinsic graphene device behavior under high fields. This, in addition to low contact resistance from clean metal deposition is crucial for observing velocity and current saturation.<sup>73</sup>





Figure 5.1. DC measurement of hBN-EGFET. (a)  $I_D$ - $V_G$  profile measured at  $V_D$  of 10mV. (b)  $I_D$ - $V_D$  profile showing the current saturation. (c)  $I_D$ - $V_D$  profile at  $V_D$  up to high-field of 1.5V.

Figure 5.2 shows the electrical properties of the multi-finger EGFETs evaluated under ambient conditions; the device is utilizing a modified CVD-process grown graphene films to achieve the highest electrical performance, which offers exfoliated quality large-area graphene films.<sup>74</sup> The gate modulation over the total resistance including contributions from the graphene channel and the metal contacts from the lithography-free device and the EBL patterned device are shown in Figure 5.2a and 5.2b, respectively. The lithography-free devices have the same process flow (same metal electrodes and dielectrics) as the EBL patterned device with the exception of a global bottom-gate instead of patterned finger-type electrodes used in the other devices in order

to identify the highest performance achievable with pristine, un-damaged (during the lithographic process introducing several chemicals and mechanical handling) graphene films. Data have good agreement with a low-field diffusive transport model for graphene transistors.<sup>64</sup> The peak carrier mobilities of 8,000 cm<sup>2</sup>/V·s from the lithography-free device and 3,900 cm<sup>2</sup>/V·s from the EBL device are measured and confirmed with the device model. The asymmetry in the carrier transport comes from the use of high work-function metal as electrodes, which favors hole transport while introducing additional junction resistances for electron transport.<sup>59</sup> The degradation in the carrier mobility from the latter device is coming from the undesirable resist residue left on the graphene channel,<sup>47</sup> which requires further studies on an efficient resist removal and surface cleaning process compatible with flexible substrates.

The hBN-EGFET, which offered the high symmetry in both electron and hole transports along with low impurity density, was also evaluated as a frequency doubler. The graphene frequency doubler has been previously reported to offer intrinsically high spectral purity (>90%) without filtering.<sup>70,75</sup> The input and output terminals were terminated with a 50Ω cable/load typical of RF circuits and the GFET was biased at the Dirac point. Figure 5.3a shows the graphene frequency doubler circuit. Figure 5.3b shows the output power at the doubled frequency as a function of the input power at the fundamental frequency. The solid line in Figure 5.3b is a visual guide with a slope of 20dB/decade that indicates the expected behavior of an ideal square law doubler. The inset is a photograph of the signal analyzer display. The conversion gain (CG) is -29.5dB with an output power of -22.2dBm, which was afforded by the low impurity interface between graphene/h-BN and the low inter-plane thermal conductivity of h-BN, which protected the underlying PI from thermally induced deformation and damage at high

fields. At higher input power, the even/odd symmetry from the transistor output characteristics introduces some non-linearity which degrades the doubler conversion loss and spectral purity.<sup>76</sup>



*Figure 5.2.* Electrical measurements. (a) Gate modulation from the lithography-free GFET with the carrier mobility of  $6,600 \text{ cm}^2/\text{V}\cdot\text{s}$  for hole transport and  $8,000 \text{ cm}^2/\text{V}\cdot\text{s}$  for electron transport. (b) Gate modulation of the EBL GFET showing the carrier mobility of  $2,800 \text{ cm}^2/\text{V}\cdot\text{s}$  for hole transport and  $3,900 \text{ cm}^2/\text{V}\cdot\text{s}$  for electron transport, respectively. The device has a channel length of  $0.5 \mu\text{m}$ , and effective width of  $100 \mu\text{m}$ .




Figure 5.3. Experimental GFET frequency doubler circuit on flexible PI. (a) Schematic for doubler evaluation. (b) GFET output-input doubler characteristics ( $f_{in}=10\text{MHz}$ ,  $V_D=0.5\text{V}$ ).

Figure 5.4 is the simulated performance assessment of a GFET frequency doubler with ultra-scaled gate dielectric consisting of a monolayer of h-BN. Figure 5.4a shows the impact of charge impurity density on the  $I_D$ - $V_G$  curvature and gate modulation, parameters that are critical for doubler operation. Figure 5.4b is the dependence of the maximum CG on device parameters. In order to reach the theoretical limit of GFET doublers, several requirements have to be satisfied including high gate capacitance, low charge impurity density, and low contact resistance.<sup>31</sup> A theoretical CG of  $\sim -4.5\text{dB}$  is predicted in  $50\Omega$  systems indicating that optimized GFETs with scaled h-BN dielectrics can outperform ideal varistor diode doublers. The inset shows the dependence of the maximum CG on contact resistance. There is negligible impact for  $R_c < 100\Omega\text{-}\mu\text{m}$ .




Figure 5.4. Simulated ultimate performance prediction of GFET frequency doubler with ultra-scaled gate dielectric. (monolayer h-BN,  $L=0.2\mu\text{m}$  and  $W=100\mu\text{m}$ ,  $\mu=10,000\text{cm}^2/\text{V-s}$ ) (a) Detrimental impact of charge impurity density on gate modulation. (b) The dependence of the max CG on device parameters. The inset is the dependence on contact resistance.

### High Frequency Response ( $f_T$ and $f_{\text{MAX}}$ )

A central motivation for exploring graphene is its high-speed charge transport which can enable RF and high-frequency electronic applications on flexible substrates. In this light, we experimentally evaluated its scattering parameters (S-parameters) to determine the current gain ( $h_{21}$ ) and cut-off or transit frequency ( $f_T$ ) which is a key metric of device speed.<sup>77-79</sup> The as-measured S-parameters typically include delay contributions from parasitic capacitance and interconnect resistance that prevents direct evaluation of the intrinsic speed of charge carriers.<sup>79</sup> The parasitic components arise from the metal electrodes used in the RF device structure. To overcome this limitation, we employ a two-step de-embedding method that involves measurement of so-called *open* and *short* test structures identical to the device structure and fabricated on the same substrate but

without the graphene active layer in order to subtract out the parasitic capacitance and resistance respectively.<sup>78,79</sup> The intrinsic current gain is shown in Figure 5.5a revealing an  $f_T \sim 25$  GHz. We note that the graphene contact resistance which represents a heterogeneous interface resistance is not removed by the de-embedding method. Hence, the extracted 25 GHz  $f_T$  reflects a conservative estimate of intrinsic speed especially in light of the relatively high contact resistance ( $3\text{k}\Omega\text{-}\mu\text{m}$ ) in the present device.

The extracted flexible GFET  $f_T$  is about 50% lower than the highest reported GFETs of similar channel length on conventional hard substrates,<sup>78</sup> albeit the drain voltage of our flexible GFET is less than half of that on the hard substrate. The low thermal conductivity and glass transition temperature of plastic sheets are a barrier that restricts the fields and current densities necessary to probe the ultimate cut-off frequency on flexible substrates.<sup>31,32</sup> Basic exploration of heat management materials (such as hexagonal boron nitride and other suitable thin films) is a matter of critical importance for advanced flexible electronics and warrants awareness and further studies. An  $f_{\text{MAX}} \sim 2.1$  GHz was extracted from Mason's unilateral gain as given in Figure 5.6. The relatively low  $f_{\text{MAX}}$  is due to the well-recognized impact of un-optimized gate metal resistance and gate-drain coupling capacitance.<sup>79,80</sup> Applied research utilizing self-aligned T-gate structures on flexible substrates is needed in order to achieve substantial improvement in  $f_{\text{MAX}}$ .<sup>61,81</sup>

The intrinsic cut-off frequency can also be estimated from the well-established analytical expression for field-effect transistors.

$$f_T = \frac{g_m}{2\pi C_{gc}} \dots\dots\dots (10)$$






Figure 5.5. The extrinsic and intrinsic cut-off frequency measured from the device. The de-embedded current gain reveals an intrinsic  $f_T$  of 25 GHz for flexible GFET.

where  $g_m$  is the intrinsic transconductance and  $C_{gc}$  is the gate to channel capacitance. Normally,  $C_{gc}$  is taken to be the gate oxide capacitance (the parallel plate capacitance between the gate metal and the channel layer). However, owing to the relatively thin (10 nm) high-k dielectric used in our device, the contribution from the quantum capacitance ( $C_q$ ) cannot be neglected.  $C_q$  can be considered approximately 2,000 nF/cm<sup>2</sup> for the typical range of carrier densities (1-10 x10<sup>12</sup> cm<sup>-2</sup>). This value was also previously used by Petrone et al.<sup>32</sup> The effective  $C_{gc}$  is the series combination of the oxide capacitance and the quantum capacitance. Capacitance-voltage measurements of test structures with identical high-k deposition condition and thickness yielded a gate oxide capacitance of ~600 nF/cm<sup>2</sup>, which resulted in an effective  $C_{gc}$ ~124.5 fF for the device.

Owing to source and drain metal contact resistance, the intrinsic device  $g_m$  is different from the measured extrinsic transconductance symbolized by  $G_m$  ( $dI_d/dV_g$ ). In brief,  $G_m$  includes the detrimental effects of metal resistance, while  $g_m$  is solely due to the graphene transistor. From classical circuit theory, the transistor with source resistance ( $R_S$ ) and a possible drain resistance ( $R_D$ ) is considered a source-degenerated common-source transistor.<sup>82</sup> The intrinsic  $g_m$  can be extracted from the extrinsic  $G_m$  via the relation for source-degenerated transistor

$$g_m = \frac{G_m}{1 - G_m [R_S + (R_S + R_D) / (G_m / G_{ds})]} \dots\dots\dots (11)$$

where  $G_{ds}$  is the extrinsic device conductance ( $dI_d/dV_d$ ). Measurements of a test structure with the same source and drain metal patterns of the device yielded an estimate of 68  $\Omega$  and 22.67  $\Omega$  for  $R_S$  and  $R_D$  respectively. The experimental device was biased around the peak (hole) transconductance ( $\sim 100 \mu\text{S}$  at  $V_D=0.01 \text{ V}$ ). Since the device is operating in the linear region, it is expected that the  $G_m$  scales linearly with  $V_D$ , resulting in  $G_m \sim 5 \text{ mS}$  at the drain bias of 0.5 V used for the  $f_T$  measurement. From above relation, the intrinsic  $g_m$  is extracted to be 24.2 mS. This results in an estimated  $f_T \sim 30.9 \text{ GHz}$  in close agreement with the experimental deembedded data shown in Figure 5.5. The extrinsic  $f_T$  can also be estimated analytically by including the parasitic overlap capacitances. The sum of the overlap of the source and drain fingers with the gate finger is about 400 nm, which results in an estimated extrinsic  $f_T \sim 3 \text{ GHz}$  which is in good agreement with the experimental data reported in Figure 5.5. We note that the ratio between intrinsic and extrinsic cut-off frequency in this work ( $\sim$  a factor of 8) is significantly less than the ratio between intrinsic and extrinsic frequencies reported in other works,<sup>77,83</sup> which could be as large as a factor of 128.<sup>77</sup>




Figure 5.6. The power-gain frequency measured from the device.

As mentioned in the previous chapter, the reduction in the channel length is the most straightforward way to improve the intrinsic  $f_T$  performance without significant changes in device structures or deposited materials. Here, we scaled the channel length of the GFETs down to  $0.25\mu\text{m}$ . Without any change in device structures, the intrinsic  $f_T$  has been improved by 40% from 25 GHz to 32 GHz as shown in Figure 5.7. The former device has the channel length of  $0.5\mu\text{m}$  and the later device has the channel length of  $0.25\mu\text{m}$ . Devices for both measurements are biased at the same high lateral electric field of  $1\text{V}/\mu\text{m}$ . Initially, the 2X improvement in the intrinsic transit frequency was expected due to the reduction in its channel length from  $0.5\mu\text{m}$  to  $0.25\mu\text{m}$ . However, due to the lower quality graphene film of the later device with low field-effect mobility results in relatively moderate improvement in the intrinsic transit frequency by 40%. Despite of this moderate improvement, further investigations to improve the quality of CVD-grown graphene films and more aggressive reduction in its channel length will invariably

provide even higher performances suitable for future high-performance electronic applications. Also from the analysis on the extrinsic and intrinsic high-frequency performances, currently the overlap parasitic capacitance from the device structure limits the extrinsic device speed and highlights the need for a suitable self-aligned FET structure compatible with bendable flexible substrates.




Figure 5.7. Channel-length scaling of GFETs. (a) Intrinsic cut-off frequency measured from the 0.5  $\mu\text{m}$  channel-length device.  $V_{\text{DS}} = 0.6\text{V}$ . (b) Intrinsic cut-off frequency measured from the 0.25  $\mu\text{m}$  channel-length device.  $V_{\text{DS}} = 0.3\text{V}$ .

## Mechanical Bendability

The components integrated in the fabricated devices have two broad categories: flexible components and rigid components. While graphene film (with  $\varepsilon_{CR} \sim 25\%$ ),<sup>84</sup> and PI substrates (with  $\varepsilon_{CR} \sim 10\%$ ), are considered as flexible components, high-k dielectrics (prepared by ALD) and metal electrodes are regarded as rigid components in this work. While the maximum achievable mechanical flexibility ( $\varepsilon_{CR} \sim 10\%$ ) is limited by the critical strain of PI substrates, the issue is how we can improve the flexibilities of rigid components.

In order to understand the failure mechanisms of rigid components during mechanical bending, test structures with metal interconnects and metal-oxide-metal (MIM) capacitors were prepared and experimentally evaluated as given in Figure 5.8. Figure 5.8a shows the change in normalized conductance from metal interconnects corresponding to the bending radius down to 0.7 mm; G stands for the conductance at the specific bending radius while  $G_0$  represents the original value under the flat condition. Figure 5.8b presents the similar test results for capacitors;  $10 \times 10 \mu\text{m}^2$ ,  $50 \times 50 \mu\text{m}^2$ ,  $100 \times 100 \mu\text{m}^2$ , and  $200 \times 200 \mu\text{m}^2$  unit devices were patterned on PI substrates; 30-nm thick ALD  $\text{Al}_2\text{O}_3$  was deposited as dielectrics. The metal interconnects show lower conductances (40% reduction) at smaller bending radius owing to mechanical deformation and elongation making locally thinner lines with higher resistance. While supported on polymeric substrates, metal electrodes are uniformly stretched so as to approach their maximum allowable strain without degradation of over 4%,<sup>85</sup> which corresponds to the bending radius of  $\sim 1.5$  mm. Beyond this point, metal films show increasing resistance while still maintaining functionality, indicating good adhesion at the PI interface without de-bonding of metal films from the substrate.<sup>86</sup> In Figure 5.8b, MIM




Figure 5.8. Mechanical bending experiments for metal interconnects and MIM capacitors on PI films. (a) The change in conductance of metal lines. (b) The change in normalized capacitances of MIM capacitors. CAP1, CAP2, CAP3, and CAP4 are  $10 \times 10 \mu\text{m}^2$ ,  $50 \times 50 \mu\text{m}^2$ ,  $100 \times 100 \mu\text{m}^2$ , and  $200 \times 200 \mu\text{m}^2$ , respectively. The dashed line is a visual guide indicating invariant properties over a wide bending radius.

capacitors are evaluated. Here,  $C$  and  $C_0$  are the capacitance at the specific bending radius and the original capacitance under the flat condition, respectively. The largest unit cell (CAP4 with  $200 \mu\text{m} \times 200 \mu\text{m}$  dimension) shows dramatic reduction in its value at the radius of 1 mm and total failure at smaller radius. CAP2 ( $50 \mu\text{m} \times 50 \mu\text{m}$ ) and CAP3 ( $100 \mu\text{m} \times 100 \mu\text{m}$ ) cells failed at the minimum bending radius of 0.7 mm. The smallest unit cell (CAP1) didn't lose functionality even at the smallest bending radius. These results supports the idea that by predefining local dielectric islands where the active channel is located, the bendability of the flexible devices can be further improved and maximized with perhaps a small degradation of the electrical properties owing to increased electrode resistances.

The mechanical flexibility of the GFET was also evaluated with custom designed bending test fixtures. In order to achieve high flexibility, the rigid components (electrodes

and gate dielectrics) integrated in the device are patterned. While un-patterned devices only survive the maximum bending radius of 2 mm, which corresponds to  $\sim 3\%$  tensile strain mostly due to the dielectric breakdown,<sup>59</sup> the patterned devices can survive bending down to a radius of 0.7 mm, which corresponds to  $\sim 8.6\%$  strain. The tensile strain ( $\epsilon$ ) is computed according to the relation  $\epsilon = t_s / (2R_B)$  where  $t_s$  and  $R_B$  are the substrate thickness and bending radius respectively.<sup>32,86</sup> During the measurements, the normalized resistance extracted from the device model has been monitored as shown in Figure 5.9a; no noticeable degradation was observed. Figure 5.9b shows the robust electrical performance of the device; the mobility remains over 80% compared to the value at the flat condition at the minimum bending radius of 0.7 mm. Repeated measurements under the minimum bending radius shown in Figure 5.9c and 5.9d confirm the reliability of the graphene device structure. At lower bending radius, we observe mechanical breakdown of the gate dielectric leading to high gate leakage and poor gate modulation, however, the metal electrode is structurally intact and remains conductive.<sup>59</sup>

The graphene transistors were also evaluated in a variety of harsh conditions as given in Figure 5.10, that can be hazardous for conventional monolithic electronics. The sample was exposed to mechanical stresses such as a walking test at  $\sim 4$ ft/sec, and automobile driving test at  $\sim 5$ miles/hr. The human and automobile weigh approximately 1,15lbs and 3,300lbs, respectively. As seen in Figure 5.10, the GFETs retain their electrical functionality under these harsh conditions. In the graphene device selected for monitoring, the degradation in current was less than 4%. The mobility dropped by as much as  $\sim 40\%$  after immersion in warm coffee, but recovered to 90% of the initial mobility after the walking test, indicating that the impact of the warm fluid is at least partially reversible likely owing to thermal relaxation and fluid desorption.





Figure 5.9. Mechanical bending measurements. The change in (a) normalized resistance and (b) normalized mobility under different bending radii down to 0.7 mm. The inset in (a) shows the flexible GFETs attached to the bending fixture. Repeated measurements of (c) normalized resistance and (d) normalized mobility at the minimum bending radius of 0.7 mm.

These electrical results suggest that nitride passivated GFETs on PI provide a route for realizing high-performance rugged nanoelectronic systems. More systematic precision uniaxial compressive loading and impact testing are required for further electro-mechanical understanding.

Figure 5.10e shows the frequency doubler performance of the device evaluated after completing dynamic loading tests. The frequency doubler evaluated in this work showed high-spectral purity (>90%) while affording a peak conversion loss of ~39.7dB,



which is within 5dB of our earlier report achieved with graphene transistors on a smooth single-crystal quartz substrate.<sup>70</sup> These results motivate further developments of graphene-based analog and RF circuits on flexible sheets.



*Figure 5.10.* Experiments involving harsh conditions. (a) Still image of the devices been walked over to emulate a slow-moving load. (b) Still image of 2002 Honda CRV sport-utility vehicle going over the devices. (c) Doubler characteristics. The output power at the doubled frequency ( $2f$ ) and the conversion gain as a function of the input power at the fundamental frequency ( $1f=2\text{MHz}$ ) are given. The gate is biased at the Dirac point and  $V_D = 300\text{mV}$ .


## Liquid Exposure

The effective encapsulation and protection of the flexible GFET by an hybrid bilayer (inorganic/organic) coating to liquid exposure (DI water) has been evaluated by the static contact angle measurements. The FTA200 contact angle goniometer is used to measure the contact angles for different passivation materials investigated including bare PI films, cured PI films, PECVD  $\text{Si}_3\text{N}_4$ , and CYTOP<sup>®</sup> coating on the flexible devices. The fabricated sample was self-passivated at the back-side by the bare PI substrate, while the top-side of the device was implemented on the smooth, cured PI surface and passivated by  $\text{Si}_3\text{N}_4$ /CYTOP bilayer.

Figure 5.11 shows the optical images captured by the optical microscope attached to the goniometer. During the measurement, DI water of 20 $\mu\text{L}$  is dropped on each surface. Bare PI films offer high hydrophobicity with high contact angle of 82.5°, which affords good protection to DI exposure. However, the bare PI film is not recommended for integrated graphene devices due to the surface roughness and requires the coating/curing process to smoothen the surface.<sup>38,59</sup> After curing the spin-coated smoothing layer, the hydrophobicity of the PI surface is slightly reduced down to 79.2°.  $\text{Si}_3\text{N}_4$  doesn't improve the hydrophobicity, though, it provides outstanding mechanical robustness even to extreme static loading conditions.<sup>59</sup> Of the different coating films investigated in this work, we identified highly hydrophobic CYTOP<sup>®</sup> which offers a high contact angle exceeding 110° as the most suitable water protection layer.

Figure 5.12 present the electrical measurements under DI water exposure; Figure 5.12a and 5.12b are the data from  $\text{Si}_3\text{N}_4$  passivated devices and Figure 5.12c and Figure 5.12d are the data from the bilayer ( $\text{Si}_3\text{N}_4$ / CYTOP) passivated devices. The devices were dipped into DI water for 10 s, dried with  $\text{N}_2$  flow, and repeatedly measured. To evaluate

the short-term protection against DI water immersion, the measurements were repeated up to 150 s while monitoring the changes in the normalized resistance and the carrier mobility. As for the long-term DI water exposure, the same measurements were performed after immersion for 2 days. The dotted lines in Figure 5.12 represent the virtual boundary between short-term measurements and long-term measurements. The normalized resistance does not show any noticeable degradation for both cases, while the carrier mobility degraded significantly for nitride passivated devices down to 30% of the initial value. This reduction in the mobility is due to nonideal water protection from the nitride passivation layer. A low contact angle (less hydrophobic surface) of the layer allows water molecules to wet the surface and eventually introduces carrier traps in the dielectric interfaces, hence, weakening the gate modulation. The bilayer coated device shows no degradation of its resistance and slight degradation of its mobility, while providing 80% of the initial electrical performance. The improved water-resistant protection is attributed to the strong hydrophobic surface of CYTOP. This result suggests that functional coatings can be employed to protect flexible GFETs from water or liquid exposure, which is anticipated as a future requirement for robust flexible smart systems.



*Figure 5.11.* Contact angle measurements. 20 $\mu$ L DI water dropped on prepared samples including (a) as-received commercial polyimide film, (b) cured polyimide film, (c) PECVD Si<sub>3</sub>N<sub>4</sub>, and (d) Cytop coated on Si<sub>3</sub>N<sub>4</sub>/PI.




Figure 5.12. Immersion test results for the normalized resistance and mobility. Data shown on the left side of the dashed line are for short-term exposure to DI water, and data on the right side of the line are for long-term exposure to DI water. (a), (b) Normalized resistance and mobility measured from Si<sub>3</sub>N<sub>4</sub> passivated devices. (c), (d) Normalized resistance and mobility measured from Cytop/Si<sub>3</sub>N<sub>4</sub> passivated devices.

## **Chapter 6: Summary and Future Works**

### **Summary**

In this work we have realized the high performance graphene field-effect transistors on flexible plastic sheets. With the smoothed surface by applying and curing liquid PI, the surface roughness of the polymeric substrates could be significantly reduced so that the fabrication of novel devices are realized on those surfaces. The advanced technique using h-BN as the gate dielectric in PI films offers high electrical performance along with the first observation of the current saturation on plastic substrates. The embedded-gate device structure outperforms the conventional top-gate FET structure for several advantages: no need for the insulating seed layer prior to the gate dielectric deposition, dielectric scalability, and simpler fabrication process, which minimizes the chemical contamination to the graphene film during the device fabrication, which results in lower impurity density and higher electrical performance. The transistors are also robust against a variety of harsh conditions that are hazardous for conventional electronics, including immersion in liquids, and mechanical deformations; the devices remain fully functional with no significant degradation in their gate modulation. This study motivates further research on flexible graphene field-effect transistors and also accelerate the realization of high-performance flexible nanoelectronics.

### **Future Works**

Future flexible smart systems will be integrated and realized on environmentally friendly flexible or plastic substrates. A major contemporary technical concern is the choice of the channel material suitable for high-performance field-effect transistors (FETs) with high flexibility. Graphene has shown its ability suitable for analog and radio-

frequency electronic devices while providing great mechanical flexibility and superior electronic properties as proven in this work. However, its lack of an electronic bandgap becomes a serious issue while implementing low-power electronics or simply digital logic applications.

Semiconducting transition metal dichalcogenides (TMDs) have been suggested as alternative options to provide low power capabilities. Among commercially available TMD materials, molybdenum disulfide ( $\text{MoS}_2$ ) is investigated to implement low-power field-effect transistors for flexible electronics.<sup>87</sup> The design layouts and process techniques compatible with polymeric substrates studied and developed in this work are also applicable when implementing electronic devices out of those materials. Following the similar process flows, proto-type devices are fabricated and evaluated. Preliminary data measured from those devices offered good electrical properties including high current on-off ratio, sub-threshold slope, field-effect mobility, and current saturation. The current technical challenges include large-area uniform growth TMD materials via chemical-vapor deposition and implementation of CMOS out of these materials. Further studies on synthesizing continuous  $\text{MoS}_2$  films are crucial for the successful outcome of this research.

## Appendix

### A.1. Preparation of Double-Side Coated Polyimide Substrates

Step	Details
1	Clean polyimide substrates - Acetone rinse for 10min - IPA rinse for 2min - Blow dry with N <sub>2</sub> gun
2	Attach polyimide substrates to silicon carrier wafers for handling
3	Spin-coat liquid polyimide (PI-2574) on polyimide substrates - Spin rate : 2000 rpm - Ramp rate : 2000 rpm/sec - Time : 30 sec
4	Curing of polyimide substrates Equipment : NEYTECH furnace - Vent / load spin-coated samples / pump down - Turn on N <sub>2</sub> flow (remain on during the entire procedure) - Ramp up to 200°C at rate of 4C°/min - Hold for 30 min for soft-bake - Ramp up to 300°C at rate of 2.5C°/min - Hold for 60 min for cure - Cool down to 80°C at rate of -4C°/min - Turn off N <sub>2</sub> flow - Unload cured samples - Detach cured samples from silicon carrier wafers



5*	Double-side coating - Repeat step-2 ~ 4 for the other side of polyimide substrates
6	Surface cleaning before lithography Equipment : Plasmatherm 790 - Oxygen plasma reactive ion etch for 10 sec (see Appendix A.3 for the details)

\* This side becomes the top side of the substrate where devices will be patterned.

\* The double-side curing process helps to cancel the built-in strain coming from the mismatch in the mechanical properties between the commercial polyimide film and the cured liquid layers while making the substrate more planar.

## A.2. Wet Transfer Process of Graphene Films

Step	Details
1	Chemical Vapor Deposition of Graphene using Cu foils
2	Attach Graphene/Cu foil samples on silicon carrier wafers
3	Spin-coat PMMA A4 on Graphene/Cu foil samples - Step-1. Spin-rate : 500 rpm, Ramp-rate : 1000 rpm/sec, Time : 5 sec - Step-2. Spin-rate : 4000 rpm, Ramp-rate : 2000 rpm/sec, Time : 40 sec - Step-3. Spin-rate : 0 rpm, Ramp-rate : 2000 rpm/sec, Time : 1 sec
4	Detach the spin-coated samples from silicon carrier wafers
5	Leave the samples in a desiccator overnight to remove residual solvents
6	Back-side graphene etching - Load the spin-coated samples upside-down in an RIE system - Oxygen plasma RIE for 1min to remove back-side graphene films (see Appendix A.3 for the details)
7	Cu wet-etch - Prepare clean, triple-rinsed beakers - Pour ammonia persulfate (APS-100) in each beaker - Float the sample in the beaker to etch supporting Cu - Wait for 2 hours to complete etching Cu foils
8	Rinse samples with deionized (DI) water - Prepare three triple-rinsed beakers - Transfer one sample to the first beaker and wait for 30 min. - Transfer the sample to the second beaker and wait for 5 min. - Transfer the sample to the last beaker and wait for 5 min.

9	Transfer the sample to the target substrate
10	Dehydrate the samples overnight to remove residual moisture
11	Softbake samples at 180°C for 2~3min
12	Rinse samples with Acetone - Prepare a triple-rinsed beaker - Leave samples in the beaker for one day (Three cycles 6~8 hours each)
13	Visual inspection of transferred samples using an optical microscope
14*	Raman spectroscopy to confirm the quality of films

\* Raman spectroscopy is not available when polyimide films are used as target substrates. Users should prepare a reference sample (oxidized silicon wafer with 285-nm thick thermal oxide) for this process.

### A.3. Oxygen Plasma Reactive Ion Etch of Graphene Films

Step	Details
1	Equipment : Plasmatherm 790 Place samples on a silicon carrier wafer Load samples with a carrier wafer at the center of the chamber
2	Pump (pressure : 100 mTorr, hold time : 10 sec)
3	Evacuation (pressure : 10 mTorr, hold time : 1 min)
4	Purge (pressure : 200 mTorr, hold time : 30 sec)
5	Evacuation (pressure : 10 mTorr, hold time : 30 sec)
6	Process step 1 O <sub>2</sub> flow rate : 10 sccm, pressure : 200 mTorr no RF power applied, hold time : 1 min (fixed)
7*	Process step 2 O <sub>2</sub> flow rate : 10 sccm, pressure : 200 mTorr RF power : 50 W, hold time : 40 sec
8	Evacuation (pressure : 10 mTorr, hold time : 30 sec)
9	Purge (pressure : 200 mTorr, hold time : 30 sec)
10	Evacuation (pressure : 10 mTorr, hold time : 30 sec)

\* Etch for 40 sec for patterning graphene channel area with PMMA as a mask.

#### A.4. Capture-Release Process for Exfoliated Hexagonal Boron Nitride Embedded in Polyimide

Step	Details
1	Prepare oxidized silicon wafer with 285nm-thick thermal oxide
2	Rinse silicon substrates with Acetone and IPA for 2min each
3	Spin-coat AZ-5209 (positive photo-resist) on silicon substrates - Spin-rate : 3000 rpm, Ramp-rate : 2000 rpm/sec, Time : 30 sec - Soft-bake at 95°C for 1min
4	Optical lithography to define alignment marks on substrates Equipment : EVG-Aligner - Hard-contact, Exposure time : 2.5 sec - Develop samples using MIF-726 for 1min
5	Ti/Au (2nm/50nm) deposition using e-beam evaporation
6	Liftoff of deposited metal films - Leave samples in Acetone for 1 hour and then rinse with IPA and DI water for 1min each
7*	Surface cleaning of silicon wafers - Oxygen plasma RIE for 1 min
8	Exfoliate hexagonal boron nitride films - Exfoliate PolarTherm (PT-110) from Momentive Performance Materials Onto the prepared silicon substrates
9	Visual inspection of exfoliated samples using an optical microscope
10	Atomic force microscope to confirm the thickness of exfoliated films Equipment : VeecoVR D-5000 (in tapping mode)

11	<p>Annealing of h-BN films</p> <p>Equipment : NEYTECH furnace</p> <ul style="list-style-type: none"> <li>- Temperature : 300°C under N<sub>2</sub> ambient</li> <li>- Time : 1 hour</li> </ul>
12	<p>Digitize locations for h-BN films</p> <ul style="list-style-type: none"> <li>- Capture optical images of h-BN films</li> <li>- Use a graphic digitizer to extract locations for each h-BN film</li> <li>- Design layouts using polygons (See Figure A.3)</li> </ul>
13	<p>Spin-coat PMMA A4 on silicon substrates (see A.2 step-3)</p> <ul style="list-style-type: none"> <li>- Soft-bake at 180°C for 2min for a thickness of 180 nm</li> </ul>
14	<p>E-beam lithography of embedded gates</p> <p>Equipment : Carl Zeiss SEM/EBL</p> <ul style="list-style-type: none"> <li>- Expose the desired patterns with a 20 kV electron beam at 240 <math>\mu\text{C}/\text{cm}^2</math></li> <li>- Develop the pattern for 1min in 1:3 mixture of MIBK and isopropanol</li> </ul>
15	<p>Ti/Au (2nm/50nm) deposition using e-beam evaporation for gates</p>
16	<p>Liftoff of deposited metal films</p> <ul style="list-style-type: none"> <li>- Leave samples in Acetone for 1 hour and then rinse with IPA and DI water for 1min each</li> </ul>
17	<p>Apply liquid polyimide</p> <ul style="list-style-type: none"> <li>- Follow A.1 step-2 to step-3</li> </ul>
18**	<p>Wet-etch thermal oxide (sacrificial layer)</p> <ul style="list-style-type: none"> <li>- Leave prepared substrates in BOE (1:6) for 4~6 hours</li> <li>- Pick up detached polyimide films</li> <li>- Rinse polyimide films with DI water</li> </ul>

	- Dehydrate polyimide films overnight
19	Post annealing of the polyimide substrates with embedded patterns Equipment : NEYTECH furnace - Temperature : 300°C under N <sub>2</sub> ambient - Time : 1 hour
20	Wet-transfer of graphene films (see A.2 for details)
21	Spin-coat PMMA A4 and ESpacer on polyimide substrates - Spin-coat PMMA A4 and soft-bake (see A.4 step-13) - Spin-coat ESpacer Spin-rate : 3000 rpm, Ramp-rate : 2000 rpm/sec, Time : 60 sec
22 <sup>***</sup>	E-beam lithography of graphene channels Equipment : Carl Zeiss SEM/EBL - Expose the desired patterns with a 20 kV electron beam at 240 $\mu\text{C}/\text{cm}^2$ - Develop the pattern for 1min in 1:3 mixture of MIBK and isopropanol
23	Oxygen plasma etch of graphene channels (see A.3 for details)
24	Spin-coat PMMA A4 and ESpacer on polyimide substrates (see A.4 step-21)
25	E-beam lithography of source/drain electrodes Equipment : Carl Zeiss SEM/EBL - Expose the desired patterns with a 20 kV electron beam at 240 $\mu\text{C}/\text{cm}^2$ - Develop the pattern for 1min in 1:3 mixture of MIBK and isopropanol
26	Ti/Au (2nm/50nm) deposition using e-beam evaporation for source/drain
27	Liftoff of deposited metal films - Leave samples in Acetone for 1 hour and then rinse with IPA and DI water

\* This improves the adhesion between h-BN films and substrates resulting in higher yield during the subsequent exfoliation process.

\*\* Cured liquid polyimide films will be detached and this will work as a new substrate for device fabrication with fully embedded h-BN films.

\*\*\* Layouts have to be horizontally inverted since for the sample is released from silicon substrates. (See Figure A.5)




Figure A.1. Process steps for embedded-gate GFETs with h-BN films






Figure A.2. Exfoliated h-BN films. (a) AFM image captured as exfoliated, (b) AFM image captured after annealing under nitrogen ambient




Figure A.3. Digitizing locations for h-BN films. (a) Optical image of an exfoliated h-BN film, (b) Designed layout. h-BN is drawn as a polygon.




Figure A.4. Define embedded gate patterns on exfoliated h-BN films.





Figure A.5. Define graphene active layers (a) Designed layout, (b) Zoom-in picture of the channel area highlighting graphene channel and an h-BN dielectric film



*Figure A.6.* Complete device structure with h-BN dielectric films. (a) Designed layout for the entire device structure including source/drain electrodes, (b) Optical image captured after the liftoff of source/drain (Ti/Au) electrodes

### A.5. Low Power Plasma Enhanced Chemical Vapor Deposition of Si<sub>3</sub>N<sub>4</sub>

Step	Details
1	Equipment : Plasmatherm 790 Deposition temperature : 250 °C Place samples on a silicon carrier wafer Load samples with a carrier wafer at the center of the chamber
2	Pump (pressure : 20 mTorr, hold time : 10 sec)
3	Purge (pressure : 300 mTorr, hold time : 30 sec)
4	Evacuation (pressure : 20 mTorr, hold time : 2 min)
5	Purge (pressure : 300 mTorr, hold time : 30 sec)
6	Evacuation (pressure : 20 mTorr, hold time : 2 min)
7	Process step 1 NH <sub>3</sub> flow rate : 10 sccm, SiH <sub>4</sub> flow rate : 50 sccm, H <sub>2</sub> flow rate : 5 sccm, pressure : 500 mTorr, no RF power applied, hold time : 45 sec (fixed)
8*	Process step 2 NH <sub>3</sub> flow rate : 10 sccm, SiH <sub>4</sub> flow rate : 50 sccm, H <sub>2</sub> flow rate : 5 sccm, pressure : 500 mTorr, RF power : 10 W, hold time : variable
9	Evacuation (pressure : 10 mTorr, hold time : 30 sec)
10	Purge (pressure : 200 mTorr, hold time : 30 sec)
11	Evacuation (pressure : 10 mTorr, hold time : 30 sec)

\* Si<sub>3</sub>N<sub>4</sub> deposition rate is 53 Å/min.

### A.6. Selective Dry Etch of Plasma Enhanced Chemical Vapor Deposited Si<sub>3</sub>N<sub>4</sub>

Step	Details
1	Equipment : Plasmatherm 790 Place samples on a silicon carrier wafer Load samples with a carrier wafer at the center of the chamber
2	Pump (pressure : 100 mTorr, hold time : 10 sec)
3	Evacuation (pressure : 40 mTorr, hold time : 1 min)
4	Purge (pressure : 200 mTorr, hold time : 30 sec)
5	Evacuation (pressure : 40 mTorr, hold time : 30 sec)
6	Process step 1 Ar flow rate : 20 sccm, CF <sub>4</sub> flow rate : 50 sccm, pressure : 80 mTorr, no RF power applied, hold time : 1 min (fixed)
7*	Process step 2 Ar flow rate : 20 sccm, CF <sub>4</sub> flow rate : 50 sccm, pressure : 80 mTorr, RF 100 W, hold time : variable
8	Evacuation (pressure : 40 mTorr, hold time : 1 min)
9	Purge (pressure : 200 mTorr, hold time : 30 sec)
10	Evacuation (pressure : 40 mTorr, hold time : 1 min)

\* The etch rate for Si<sub>3</sub>N<sub>4</sub> is 114 nm/min.

\* 950 PMMA A4 is used as a mask. The etch rate for PMMA is 88 nm/min.

(selectivity of PMMA:Si<sub>3</sub>N<sub>4</sub> = 1:1.29)

### A.7. Multi-Finger Embedded-Gate Graphene Field Effect Transistor (MEGFET)

Step	Details
1	Prepare double-side coated polyimide substrates (see A.1 for details)
2	Spin-coat PMMA A4 and ESpacer on polyimide substrates (see A.4 step-21)
3	E-beam lithography of alignment marks Equipment : JEOL-6000 FSE - Expose the desired patterns with a 50 kV electron beam at $500 \mu\text{C}/\text{cm}^2$ - Develop the pattern for 1min in 1:3 mixture of MIBK and isopropanol
4	Ti/Au(2nm/50nm) deposition using e-beam evaporation for alignment marks
5	Liftoff of deposited metal films - Leave samples in Acetone for 1 hour and then rinse with IPA and DI water for 1min each
6	Spin-coat PMMA A4 and ESpacer on polyimide substrates (see A.4 step-21)
7	E-beam lithography of gate patterns Equipment : JEOL-6000 FSE - Expose the desired patterns with a 50 kV electron beam at $500 \mu\text{C}/\text{cm}^2$ - Develop the pattern for 1min in 1:3 mixture of MIBK and isopropanol
8	Ti/Pd (2nm/40nm) deposition using e-beam evaporation for gate patterns
9	Liftoff of deposited metal films - Leave samples in Acetone for 1 hour and then rinse with IPA and DI water for 1min each
10	Atomic layer deposition of $\text{Al}_2\text{O}_3$


	<ul style="list-style-type: none"> <li>- Deposition rate : 0.92 Å/cycle at 250 °C</li> <li>- Cycles : 100 cycles</li> </ul>
11	Spin-coat PMMA A4 and ESpacer on polyimide substrates (see A.4 step-21)
12	<p>E-beam lithography of gate-dielectric patterns</p> <p>Equipment : JEOL-6000 FSE</p> <ul style="list-style-type: none"> <li>- Expose the desired patterns with a 50 kV electron beam at 500 <math>\mu\text{C}/\text{cm}^2</math></li> <li>- Develop the pattern for 1min in 1:3 mixture of MIBK and isopropanol</li> </ul>
13	<p>Wet-etch ALD <math>\text{Al}_2\text{O}_3</math></p> <ul style="list-style-type: none"> <li>- Use a 1:3 mixed solution of <math>\text{H}_3\text{PO}_4</math> : DI water</li> <li>- Etch rate : 0.3 nm/min</li> <li>- Etch patterned samples for &gt; 35min</li> <li>- Rinse samples with Acetone for 10min</li> <li>- Rinse samples with IPA for 2min</li> <li>- Rinse samples with DI water for 2min</li> </ul>
14	Wet-transfer of graphene films onto prepared substrates (see A.2 for details)
15	Spin-coat PMMA A4 and ESpacer on polyimide substrates (see A.4 step-21)
16	<p>E-beam lithography of graphene channels</p> <p>Equipment : JEOL-6000 FSE</p> <ul style="list-style-type: none"> <li>- Expose the desired patterns with a 50 kV electron beam at 500 <math>\mu\text{C}/\text{cm}^2</math></li> <li>- Develop the pattern for 1min in 1:3 mixture of MIBK and isopropanol</li> </ul>
17	Oxygen plasma etch of graphene channels (see A.3 for details)
18	Spin-coat PMMA A4 and ESpacer on polyimide substrates

	(see A.4 step-21)
19	<p>E-beam lithography of source/drain electrodes</p> <p>Equipment : JEOL-6000 FSE</p> <ul style="list-style-type: none"> <li>- Expose the desired patterns with a 50 kV electron beam at <math>500 \mu\text{C}/\text{cm}^2</math></li> <li>- Develop the pattern for 1min in 1:3 mixture of MIBK and isopropanol</li> </ul>
20	Ti/Au (2nm/50nm) deposition using e-beam evaporation for source/drain
21	<p>Liftoff of deposited metal films</p> <ul style="list-style-type: none"> <li>- Leave samples in Acetone for 1 hour and then rinse with IPA and DI water for 1min each</li> </ul>
22	<p>Deposit a passivation layer of 30nm-thick PECVD <math>\text{Si}_3\text{N}_4</math></p> <ul style="list-style-type: none"> <li>- Deposition rate : 5.3 nm/min</li> <li>- Deposition time : 6 min</li> </ul> <p>(see A.5 for details)</p>
23	<p>E-beam lithography of a <math>\text{Si}_3\text{N}_4</math> passivation layer</p> <p>Equipment : JEOL-6000 FSE</p> <ul style="list-style-type: none"> <li>- Expose the desired patterns with a 50 kV electron beam at <math>500 \mu\text{C}/\text{cm}^2</math></li> <li>- Develop the pattern for 1min in 1:3 mixture of MIBK and isopropanol</li> </ul>
24	<p>Dry-etch PECVD <math>\text{Si}_3\text{N}_4</math> passivation layer</p> <ul style="list-style-type: none"> <li>- Etch rate : 114 nm/min</li> <li>- Etch time : 20 sec</li> </ul> <p>(see A.6 for details)</p> <ul style="list-style-type: none"> <li>- Rinse samples with Acetone for 10 min</li> <li>- Rinse samples with IPA for 2 min</li> </ul>






*Figure A.7.* Mask1 for Multi-finger Embedded-gate Graphene Field-Effect Transistors to define gate fingers.




*Figure A.8.* Mask2 for Multi-finger Embedded-gate Graphene Field-Effect Transistors to define ALD gate oxides.




*Figure A.9.* Mask3 for Multi-finger Embedded-gate Graphene Field-Effect Transistors to define graphene active areas.



*Figure A.10.* (a) Mask4 for Multi-finger Embedded-gate Graphene Field-Effect Transistors to define source and drain electrodes. (b) Zoom-in picture over the channel area highlighted in red in (a).



*Figure A.11.* Mask5 for Multi-finger Embedded-gate Graphene Field-Effect Transistors to define the silicon nitride passivation layer.



*Figure A.12.* Combined Layouts for Multi-finger Embedded-gate Graphene Field-Effect Transistors.

## References

1. Geim, A. K.; Novoselov, K. S. The Rise of Graphene. *Nature Materials* **2007**, *6*, 183–191.
2. Tan, Y.-W.; Zhang, Y.; Stormer, H. L.; Kim, P. Temperature Dependent Electron Transport in Graphene. *The European Physical Journal Special Topics* **2007**, *148*, 15–18.
3. Schwierz, F. Graphene Transistors. *Nature Nanotechnology* **2010**, *5*, 487–496.
4. Yang, X.; Liu, G.; Balandin, A. A.; Mohanram, K. Triple-Mode Single-Transistor Graphene Amplifier and Its Applications. *ACS Nano* **2010**, *4*, 5532–5538.
5. Palacios, T.; Hsu, A.; Wang, H. Applications of Graphene Devices in RF Communications. *IEEE Communication Magazine* **2010**, *48*, 122-128.
6. Tombros, N.; Veligura, A.; Junesch, J.; Jasper van den Berg, J.; Zomer, P. J.; Wojtaszek, M.; Vera Marun, I. J.; Jonkman, H. T.; Wees, B. J. van Large Yield Production of High Mobility Freely Suspended Graphene Electronic Devices on a Polydimethylglutarimide Based Organic Polymer. *Journal of Applied Physics* **2011**, *109*, 093702.
7. Fallahazad, B.; Lee, K.; Kim, S.; Corbet, C.; Tutue, E. Gate Capacitance Scaling and Graphene Field-Effect Transistors with Ultra-Thin Top-Gate Dielectrics. *Device Research Conference 2011 69th Annual* **2011**, 35-36.
8. Chen, J.-H.; Jang, C.; Xiao, S.; Ishigami, M.; Fuhrer, M. S. Intrinsic and Extrinsic Performance Limits of Graphene Devices on SiO<sub>2</sub>. *Nature Nanotechnology* **2008**, *3*, 206–209.
9. Perebeinos, V.; Avouris, P. Inelastic Scattering and Current Saturation in Graphene. *Physical Review B* **2010**, *81*, 195442.
10. Fratini, S.; Guinea, F. Substrate-Limited Electron Dynamics in Graphene. *Physical Review B* **2008**, *77*, 195415.
11. Nathan, A.; Ahnood, A.; Cole, M. T.; Lee, S.; Suzuki, Y.; Hiralal, P. et al. Flexible Electronics: The Next Ubiquitous Platform. *Proceedings of the IEEE* **2012**, *100*, 1486–1517.

12. Dumitru, L. M.; Manoli, K.; Magliulo, M.; Sabbatini, L.; Palazzo, G.; Torsi, L. Plain Poly(acrylic Acid) Gated Organic Field-Effect Transistors on a Flexible Substrate. *ACS Applied Materials & Interfaces* **2013**, *5*, 10819–10823.
13. Briseno, A. L.; Tseng, R. J.; Ling, M.-M.; Falcao, E. H. L.; Yang, Y.; Wudl, F.; Bao, Z. High-Performance Organic Single-Crystal Transistors on Flexible Substrates. *Advanced Materials* **2006**, *18*, 2320–2324.
14. Snow, E. S.; Campbell, P. M.; Ancona, M. G.; Novak, J. P. High-Mobility Carbon-Nanotube Thin-Film Transistors on a Polymeric Substrate. *Applied Physics Letters* **2005**, *86*, 033105.
15. Cao, Q.; Kim, H.; Pimparkar, N.; Kulkarni, J. P.; Wang, C.; Shim, M. et al. Medium-Scale Carbon Nanotube Thin-Film Integrated Circuits on Flexible Plastic Substrates. *Nature* **2008**, *454*, 495–500.
16. Mack, S.; Meitl, M. A.; Baca, A. J.; Zhu, Z.-T.; Rogers, J. A. Mechanically Flexible Thin-Film Transistors That Use Ultrathin Ribbons of Silicon Derived from Bulk Wafers. *Applied Physics Letters* **2006**, *88*, 213101.
17. Ahn, J. -H.; Kim, H. -S.; Lee, K. J.; Zhu, Z.; Menard, E.; Nuzzo, R. G.; Rogers, J. A. High-Speed Mechanically Flexible Single-Crystal Silicon Thin-Film Transistors on Plastic Substrates. *IEEE Electron Device Letters* **2006**, *27*, 460–462.
18. Celle, C.; Carella, A.; Mariolle, D.; Chevalier, N.; Rouvière, E.; Simonato, J.-P. Highly End-Doped Silicon Nanowires for Field-Effect Transistors on Flexible Substrates. *Nanoscale* **2010**, *2*, 677–680.
19. Yoon, C.; Cho, G.; Kim, S. Electrical Characteristics of GaAs Nanowire-Based MESFETs on Flexible Plastics. *IEEE Transactions on Electron Devices* **2011**, *58*, 1096–1101.
20. Kim, K. S.; Zhao, Y.; Jang, H.; Lee, S. Y.; Kim, J. M.; Kim, K. S.; Ahn, J.-H.; Kim, P.; Choi, J.-Y.; Hong, B. H. Large-Scale Pattern Growth of Graphene Films for Stretchable Transparent Electrodes. *Nature* **2009**, *457*, 706–710.
21. Lin, Y.-M.; Valdes-Garcia, A.; Han, S.-J.; Farmer, D. B.; Meric, I.; Sun, Y. et al. Wafer-Scale Graphene Integrated Circuit. *Science* **2011**, *332*, 1294–1297.
22. Tao, L.; Lee, J.; Holt, M.; Akinwande, D. Wafer-Scale Synthesis and Transfer of High Quality Monolayer Graphene for Nanoelectronics. *Semiconductor Device Research Symposium (ISDRS) 2011 International* **2011**, 1–2.



23. Tao, L.; Lee, J.; Holt, M.; Chou, H.; McDonnell, S. J.; Ferrer, D. A. et al. Uniform Wafer-Scale Chemical Vapor Deposition of Graphene on Evaporated Cu (111) Film with Quality Comparable to Exfoliated Monolayer. *The Journal of Physical Chemistry C* **2012**, *116*, 24068–24074.
24. Garner, S. M.; He, M.; Lo, P.; Sung, C.; Liu, C.; Hsieh, Y. et al. Electrophoretic Displays Fabricated on Ultra-Slim Flexible Glass Substrates. *Journal of Display Technology* **2012**, *8*, 590–595.
25. Hoehla, S.; Garner, S.; Hohmann, M.; Kuhls, O.; Li, X.; Schindler, A.; Fruehauf, N. Active Matrix Color-LCD on 75  $\mu$ m Thick Flexible Glass Substrates. *Journal of Display Technology* **2012**, *8*, 309–316.
26. Lee, S.; Chen, Y.; Liu, C. P.; Fan, T. J. Electrochemical Mechanical Polishing of Flexible Stainless Steel Substrate for Thin-Film Solar Cells. *International Journal of Electrochemical Science* **2013**, *8*, 6878–6888.
27. Afentakis, T.; Hatalis, M.; Voutsas, A. T.; Hartzell, J. Design and Fabrication of High-Performance Polycrystalline Silicon Thin-Film Transistor Circuits on Flexible Steel Foils. *IEEE Transactions on Electron Devices* **2006**, *53*, 815–822.
28. MacDonald, W. A.; Looney, M. K.; MacKerron, D.; Eveson, R.; Adam, R.; Hashimoto, K.; Rakos, K. Latest Advances in Substrates for Flexible Electronics. *Journal of the Society for Information Display* **2007**, *15*, 1075–1083.
29. Wu, M.; Pangal, K.; Sturm, J. C.; Wagner, S. High Electron Mobility Polycrystalline Silicon Thin-Film Transistors on Steel Foil Substrates. *Applied Physics Letters* **1999**, *75*, 2244.
30. Park, S. Y.; Kim, B. J.; Kim, K.; Kang, M. S.; Lim, K.-H.; Lee, T. I. et al. Low-Temperature, Solution-Processed and Alkali Metal Doped ZnO for High-Performance Thin-Film Transistors. *Advanced Materials* **2012**, *24*, 834–838.
31. Lee, J.; Ha, T. -J.; Parrish, K. N.; Chowdhury, S. F.; Tao, L.; Dodabalapur, A.; Akinwande, D. High-Performance Current Saturating Graphene Field-Effect Transistor With Hexagonal Boron Nitride Dielectric on Flexible Polymeric Substrates. *IEEE Electron Device Letters* **2013**, *34*, 172–174.
32. Petrone, N.; Meric, I.; Hone, J.; Shepard, K. L. Graphene Field-Effect Transistors with Gigahertz-Frequency Power Gain on Flexible Substrates. *Nano Letters* **2013**, *13*, 121–125.

33. Wong, W. S.; Salleo, A. *Flexible Electronics : Materials and Applications*; Springer, 2009.
34. Hong, Y.; Chung, S.; Kattamis, A.; Cheng, I.-C.; Wagner, S. Technical Issues of Stainless Steel Foil Substrates for OLED Display Applications. *Proceedings of SPIE* **2007**, 6655, 66550N.
35. Polyethylene Naphthalate (PEN) Material Information  
<http://www.goodfellow.com/E/Polyethylene-naphthalate.html>.
36. Polyimide (PI) Material Information  
<http://www.goodfellow.com/E/Polyimide.html>.
37. Polyethylene Terephthalate (PET) Material Information  
<http://www.goodfellow.com/E/Polyethylene-terephthalate.html>.
38. Tao, L.; Lee, J.; Akinwande, D. Nanofabrication Down to 10 nm on a Plastic Substrate. *Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures* **2011**, 29, 06FG07.
39. Hwang, E.; Adam, S.; Sarma, S. Carrier Transport in Two-Dimensional Graphene Layers. *Physical Review Letters* **2007**, 98, 186806.
40. Nomura, K.; MacDonald, A. H. Quantum Transport of Massless Dirac Fermions. *Physical Review Letters* **2007**, 98, 076602.
41. Chen, J.-H.; Ishigami, M.; Jang, C.; Hines, D. R.; Fuhrer, M. S.; Williams, E. D. Printed Graphene Circuits. *Advanced Materials* **2007**, 19, 3623–3627.
42. Xue, J.; Sanchez-Yamagishi, J.; Bulmash, D.; Jacquod, P.; Deshpande, A.; Watanabe, K. et al. Scanning Tunnelling Microscopy and Spectroscopy of Ultra-flat Graphene on Hexagonal Boron Nitride. *Nature Materials* **2011**, 10, 282–285.
43. Song, L.; Ci, L.; Lu, H.; Sorokin, P. B.; Jin, C.; Ni, J. et al. Large Scale Growth and Characterization of Atomic Hexagonal Boron Nitride Layers. *Nano Letters* **2010**, 10, 3209–3215.
44. Bresnehan, M. S.; Hollander, M. J.; Wetherington, M.; Labella, M.; Trumbull, K. A.; Cavalero, R.; Snyder, D. W.; Robinson, J. A. Integration of Hexagonal Boron Nitride with Quasi-Freestanding Epitaxial Graphene: Toward Wafer-Scale, High-Performance Devices. *ACS Nano* **2012**, 5234–5241.

45. Li, X.; Cai, W.; An, J.; Kim, S.; Nah, J.; Yang, D. et al. Large-Area Synthesis of High-Quality and Uniform Graphene Films on Copper Foils. *Science* **2009**, *324*, 1312–1314.
46. Li, X.; Zhu, Y.; Cai, W.; Borysiak, M.; Han, B.; Chen, D.; Piner, R. D.; Colombo, L.; Ruoff, R. S. Transfer of Large-Area Graphene Films for High-Performance Transparent Conductive Electrodes. *Nano Letters* **2009**, *9*, 4359–4363.
47. Pirkle, A.; Chan, J.; Venugopal, A.; Hinojos, D.; Magnuson, C. W.; McDonnell, S. et al. The Effect of Chemical Residues on the Physical and Electrical Properties of Chemical Vapor Deposited Graphene Transferred to SiO<sub>2</sub>. *Applied Physics Letters* **2011**, *99*, 122108.
48. Lee, J.; Tao, L.; Hao, Y.; Ruoff, R. S.; Akinwande, D. Embedded-Gate Graphene Transistors for High-Mobility Detachable Flexible Nanoelectronics. *Applied Physics Letters* **2012**, *100*, 152104.
49. Li, T.; Zhang, Z. Substrate-Regulated Morphology of Graphene. *Journal of Physics D: Applied Physics* **2010**, *43*, 075303.
50. Gao, W.; Huang, R. Effect of Surface Roughness on Adhesion of Graphene Membranes. *Journal of Physics D: Applied Physics* **2011**, *44*, 452001.
51. Rutherglen, C.; Jain, D.; Burke, P. Nanotube Electronics for Radiofrequency Applications. *Nature Nanotechnology* **2009**, *4*, 811–819.
52. Liao, L.; Bai, J.; Cheng, R.; Lin, Y.-C.; Jiang, S.; Qu, Y.; Huang, Y.; Duan, X. Sub-100 nm Channel Length Graphene Transistors. *Nano Letters* **2010**, *10*, 3952–3956.
53. Parrish, K. N.; Akinwande, D. Impact of Contact Resistance on the Transconductance and Linearity of Graphene Transistors. *Applied Physics Letters* **2011**, *98*, 183505.
54. Hsu, A.; Wang, H.; Kim, K. K.; Kong, J.; Palacios, T. Impact of Graphene Interface Quality on Contact Resistance and RF Device Performance. *IEEE Electron Device Letters* **2011**, *32*, 1008–1010.
55. Giovannetti, G.; Khomyakov, P.; Brocks, G.; Karpan, V.; Brink, J. van den; Kelly, P. Doping Graphene with Metal Contacts. *Physical Review Letters* **2008**, *101*, 026803.

56. Nagashio, K.; Nishimura, T.; Kita, K.; Toriumi, A. Metal/Graphene Contact as a Performance Killer of Ultra-High Mobility Graphene - Analysis of Intrinsic Mobility and Contact Resistance - . *2009 International Electron Device Meeting* **2009**, 565–568.
57. Xia, F.; Perebeinos, V.; Lin, Y.; Wu, Y.; Avouris, P. The Origins and Limits of Metal-Graphene Junction Resistance. *Nature Nanotechnology* **2011**, *6*, 179–184.
58. Huard, B.; Stander, N.; Sulpizio, J.; Goldhaber-Gordon, D. Evidence of the Role of Contacts on the Observed Electron-Hole Asymmetry in Graphene. *Physical Review B* **2008**, *78*, 121402.
59. Lee, J.; Tao, L.; Parrish, K. N.; Hao, Y.; Ruoff, R. S.; Akinwande, D. Multi-Finger Flexible Graphene Field Effect Transistors with High Bendability. *Applied Physics Letters* **2012**, *101*, 252109.
60. Smith, J. T.; Franklin, A. D.; Farmer, D. B.; Dimitrakopoulos, C. D. Reducing Contact Resistance in Graphene Devices Through Contact Area Patterning. *ACS Nano* **2013**, *7*, 3661–3667.
61. Han, S.-J.; Valdes-Garcia, A.; Bol, A. A.; Franklin, A. D.; Farmer, D.; Kratschmer, E.; Jenkins, K. A.; Haensch, W. Graphene Technology with Inverted-T Gate and RF Passives on 200 mm Platform. *2011 International Electron Devices Meeting* **2011**, 2.2.1–2.2.4.
62. Zhu, W.; Neumayer, D.; Perebeinos, V.; Avouris, P. Silicon Nitride Gate Dielectrics and Band Gap Engineering in Graphene Layers. *Nano Letters* **2010**, *10*, 3572–3576.
63. Ha, T.-J.; Lee, J.; Chowdhury, S. F.; Akinwande, D.; Rossky, P. J.; Dodabalapur, A. Transformation of the Electrical Characteristics of Graphene Field-Effect Transistors with Fluoropolymer. *ACS Applied Materials & Interfaces* **2013**, *5*, 16–20.
64. Kim, S.; Nah, J.; Jo, I.; Shahrjerdi, D.; Colombo, L.; Yao, Z.; Tutuc, E.; Banerjee, S. K. Realization of a High Mobility Dual-Gated Graphene Field-Effect Transistor with Al<sub>2</sub>O<sub>3</sub> Dielectric. *Applied Physics Letters* **2009**, *94*, 062107.
65. Lee, J.; Ha, T.-J.; Li, H.; Parrish, K. N.; Holt, M.; Dodabalapur, A.; Ruoff, R. S.; Akinwande, D. 25 GHz Embedded-Gate Graphene Transistors with High-K Dielectrics on Extremely Flexible Plastic Sheets. *ACS Nano* **2013**, *7*, 7744–7750.

66. Lee, B.; Chen, Y.; Duerr, F.; Mastrogiovanni, D.; Garfunkel, E.; Andrei, E. Y.; Podzorov, V. Modification of Electronic Properties of Graphene with Self-Assembled Monolayers. *Nano Letters* **2010**, *10*, 2427–2432.
67. Lafkioti, M.; Krauss, B.; Lohmann, T.; Zschieschang, U.; Klauk, H.; Klitzing, K. V.; Smet, J. H. Graphene on a Hydrophobic Substrate: Doping Reduction and Hysteresis Suppression Under Ambient Conditions. *Nano Letters* **2010**, *10*, 1149–1153.
68. Ha, T. -J.; Lee, J.; Akinwande, D.; Dodabalapur, A. The Restorative Effect of Fluoropolymer Coating on Electrical Characteristics of Graphene Field-Effect Transistors. *IEEE Electron Device Letters* **2013**, *34*, 559–561.
69. DiBenedetto, S. A.; Facchetti, A.; Ratner, M. A.; Marks, T. J. Molecular Self-Assembled Monolayers and Multilayers for Organic and Unconventional Inorganic Thin-Film Transistor Applications. *Advanced Materials* **2009**, *21*, 1407–1433.
70. Ramon, M. E.; Parrish, K. N.; Chowdhury, S. F.; Magnuson, C. W.; Movva, H. C. P.; Ruoff, R. S.; Banerjee, S. K. Three-Gigahertz Graphene Frequency Doubler on Quartz Operating Beyond the Transit Frequency. *IEEE Transactions on Nanotechnology* **2012**, *11*, 877–883.
71. Nayfeh, O. M. Graphene Transistors on Mechanically Flexible Polyimide Incorporating Atomic-Layer-Deposited Gate Dielectric. *IEEE Electron Device Letters* **2011**, *32*, 1349–1351.
72. Sire, C.; Ardiaca, F.; Lepilliet, S.; Seo, J.-W. T.; Hersam, M. C.; Dambrine, G.; Happy, H.; Derycke, V. Flexible Gigahertz Transistors Derived from Solution-based Single-layer Graphene. *Nano Letters* **2012**, *12*, 1184–1188.
73. Parrish, K. N.; Akinwande, D. An Exactly Solvable Model for the Graphene Transistor in the Quantum Capacitance Limit. *Applied Physics Letters* **2012**, *101*, 053501.
74. Piner, R.; Li, H.; Kong, X.; Kholmanov, I.; Ji, H.; Lee, W. H. et al. Graphene Synthesis via Magnetic Inductive Heating of Copper Substrates. *ACS Nano* **2013**, *7*, 7495-7499.
75. Wang, H.; Hsu, A.; Kim, K. K.; Kong, J.; Palacios, T. Gigahertz Ambipolar Frequency Multiplier Based on CVD Graphene. *2010 International Electron Devices Meeting* **2010**, 23.6.1-23.6.4.

76. Parrish, K. N.; Akinwande, D. Even-Odd Symmetry and the Conversion Efficiency of Ideal and Practical Graphene Transistor Frequency Multipliers. *Applied Physics Letters* **2011**, *99*, 223512.
77. Liao, L.; Lin, Y.-C.; Bao, M.; Cheng, R.; Bai, J.; Liu, Y.; Qu, Y.; Wang, K. L.; Huang, Y.; Duan, X. High-Speed Graphene Transistors with a Self-Aligned Nanowire Gate. *Nature* **2010**, *467*, 305–308.
78. Lin, Y. -M.; Dimitrakopoulos, C.; Jenkins, K. A.; Farmer, D. B.; Chiu, H. -Y.; Grill, A.; Avouris, P. 100-GHz Transistors From Wafer-Scale Epitaxial Graphene. *Science* **2010**, *327*, 662.
79. Cha, J.; Cha, J.; Lee, S. Uncertainty Analysis of Two-Step and Three-Step Methods for Deembedding On-Wafer RF Transistor Measurements. *IEEE Transactions on Electron Device* **2008**, *55*, 2195–2201.
80. Farmer, D. B.; Valdes-Garcia, A.; Dimitrakopoulos, C.; Avouris, P. Impact of Gate Resistance in Graphene Radio Frequency Transistors. *Applied Physics Letters* **2012**, *101*, 143503.
81. Kim, D.; Brar, B.; Alamo, J. A.  $f_T = 688$  GHz and  $f_{max} = 800$  GHz in  $L_g = 40$  nm  $In_{0.7}Ga_{0.3}As$  MHEMTs with  $g_{m\_max} > 2.7$  mS/ $\mu m$ . *2011 International Electron Devices Meeting* **2011**, 319–322.
82. Lee, T. H. *The Design of CMOS Radio-Frequency Integrated Circuits*; 2nd ed.; Cambridge University Press: Cambridge, UK, 2004.
83. Wu, Y.; Jenkins, K. A.; Valdes-Garcia, A.; Farmer, D. B.; Zhu, Y.; Bol, A. A. et al. State-Of-The-Art Graphene High-Frequency Electronics. *Nano Letters* **2012**, *12*, 3062–3067.
84. Lee, C.; Wei, X.; Kysar, J. W.; Hone, J. Measurement of the Elastic Properties and Intrinsic Strength of Monolayer Graphene. *Science* **2008**, *321*, 385–388.
85. Li, T.; Huang, Z.; Suo, Z.; Lacour, S. P.; Wagner, S. Stretchability of Thin Metal Films on Elastomer Substrates. *Applied Physics Letters* **2004**, *85*, 3435.
86. Li, T.; Huang, Z. Y.; Xi, Z. C.; Lacour, S. P.; Wagner, S.; Suo, Z. Delocalizing Strain in a Thin Metal Film on a Polymer Substrate. *Mechanics of Materials* **2005**, *37*, 261–273.

87. Chang, H.-Y.; Yang, S.; Lee, J.; Tao, L.; Hwang, W.-S.; Jena, D.; Lu, N.; Akinwande, D. High-Performance, Highly Bendable MoS<sub>2</sub> Transistors with High-k Dielectrics for Flexible Low-Power Systems. *ACS Nano* **2013**, *7*, 5446–5452.

## List of Journal Publications

[1] L. Tao, **J. Lee**, H. Li, R. D. Piner, R. S. Ruoff, and D. Akinwande, "Inductively Heated Synthesized Graphene with Record Transistor Mobility on Oxidized Silicon Substrates at Room Temperature," *Applied Physics Letters*, 2013.

[2] **J. Lee**, T. -J. Ha, H. Li, K. N. Parrish, M. Holt, A. Dodabalapur, R. S. Ruoff, and D. Akinwande, "25GHz Embedded-Gate Graphene Transistors with High-K Dielectrics on Extremely Flexible Plastic Sheets," *ACS Nano*, **Highlighted on MIT Technology Review**, 2013

[3] S. Rahimi, E. M. Krivoy, **J. Lee**, M. E. Michael, S. R. Bank, and D. Akinwande, "Temperature Dependence of the Electrical Resistivity of  $\text{La}_x\text{Lu}_{1-x}\text{As}$ ," *AIP ADVANCES*, 2013.

[4] H. -Y. Chang, S. Yang, **J. Lee**, L. Tao, W. -S. Hwang, D. Jena, N. Lu, and D. Akinwande, "High-Performance, Highly Bendable  $\text{MoS}_2$  Transistors with High-K Dielectrics for Flexible Low-Power Systems," *ACS Nano*, 2013.

[5] J. W. Suk, W. H. Lee, **J. Lee**, H. Chou, R. D. Piner, Y. Hao, D. Akinwande, and R. S. Ruoff, "Enhancement of the Electrical Properties of Graphene Grown by Chemical Vapor Deposition via Controlling the Effects of Polymer Residue," *Nano Letters*, 2013.

[6] T. -J. Ha, **J. Lee**, D. Akinwande, and A. Dodabalapur, "The Restorative Effect of Fluoropolymer Coating on Electrical Characteristics of Graphene Field-Effect Transistors," *IEEE Electron Device Letters*, 2013.



[7] J. -Y. Kim, W. H. Lee, J. W. Suk, J. R. Potts, H. Chou, I. N. Kholmanov, R. D. Piner, **J. Lee**, D. Akinwande, and R. S. Ruoff, "Chlorination of Reduced Graphene Oxide Enhances the Dielectric Constant of Reduced Graphene Oxide/Polymer Composites," *Advanced Materials*, 2013.

[8] **J. Lee**, T. -J. Ha, K. N. Parrish, Sk. F. Chowdhury, L. Tao, A. Dodabalapur, and D. Akinwande, "High-Performance Current Saturating Graphene Field-Effect Transistor with Hexagonal Boron Nitride Dielectric on Flexible Polymeric Substrates," *IEEE Electron Devices Letters*, 2013.

[9] T. -J. Ha, **J. Lee**, Sk. Chowdhury, D. Akinwande, P. J. Rossky, and A. Dodabalapur, "Transformation of the Electrical Characteristics of Graphene Field-Effect Transistors with Fluoropolymer," *ACS Applied Material and Interfaces*, 2013.

[10] **J. Lee**, L. Tao, K. N. Parrish, Y. Hao, R. S. Ruoff, and D. Akinwande, "Multi-Finger Flexible Graphene Field Effect Transistors with High Bendability," *Applied Physics Letters*, **Selected among the "Best of 2012" technical news stories on Nanotechweb**, 2012.

[11] L. Tao, M. Holt, **J. Lee**, H. Chou, S. J. McDonnell, D. A. Ferrer, M. Babenco, R. M. Wallace, S. K. Banerjee, R. S. Ruoff, and D. Akinwande, " Uniform Wafer-Scale Chemical Vapor Deposition of Graphene on Evaporated Cu (111) Film with Quality Comparable to Exfoliated Monolayer," *Journal of Physical Chemistry C*, 2012.

- [12] **J. Lee**, L. Tao, Y. Hao, R. S. Ruoff, and D. Akinwande, "Embedded-Gate Graphene Transistors for High-Mobility Detachable Flexible Nanoelectronics," *Applied Physics Letters*, 2012.
- [13] L. Tao, **J. Lee**, H. Chou, M. Holt, R. S. Ruoff, and D. Akinwande, "Synthesis of High Quality Monolayer Graphene at Reduced Temperature on Hydrogen-Enriched Evaporated Copper (111) Films," *ACS Nano*, 2012.
- [14] W. H. Lee, J. W. Suk, H. Chou, **J. Lee**, Y. Hao, Y. Wu, R. Piner, D. Akinwande, K. S. Kim, and R. S. Ruoff, "Selective-Area Fluorination of Graphene with Fluoropolymer and Laser Irradiation," *Nano Letters*, 2012.
- [15] I. N. Kholmanov, M. D. Stoller, J. Edgeworth, W. H. Lee, H. Li, **J. Lee**, C. Barnhart, J. R. Potts, R. Piner, D. Akinwande, J. E. Barrick, and R. S. Ruoff, "Nanostructured Hybrid Transparent Conductive Films with Antibacterial Properties," *ACS Nano*, 2012.
- [16] W. H. Lee, J. W. Suk, **J. Lee**, Y. Hao, J. Park, J. W. Yang, H. -W. Ha, S. Murali, H. Chou, D. Akinwande, K. S. Kim, and R. S. Ruoff, "Simultaneous Transfer and Doping of CVD-Grown Graphene by Fluoropolymer for Transparent Conductive Films on Plastic," *ACS Nano*, 2012.
- [17] L. Tao, **J. Lee**, and D. Akinwande, "Nanofabrication Down to 10 nm on a Plastic Substrate," *Journal of Vacuum Science and Technology B*, 2011.